Renesas R5F104FEAFP#V0
- Part No.:
- R5F104FEAFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
R5F104FEAFP#V0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,962
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104FEAFP#V0 from Renesas is a 44-pin LQFP-packaged 16-bit RL78/G14 microcontroller with 48 KB flash, 5.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at up to 32 MHz (44 DMIPS). It integrates 10-bit ADC (12 channels), UART/SPI/I²C interfaces, RTC, low-power STOP/HALT modes (0.60 μA), and operates across –40°C to +85°C for industrial control and sensor node applications.
For engineers reviewing the R5F104FEAFP#V0 datasheet, R5F104FEAFP#V0 pinout, R5F104FEAFP#V0 application, or R5F104FEAFP#V0 equivalent, key selection criteria include its 44-pin LQFP-0.8 mm pitch package, 48 KB code flash with self-programming, integrated 10-bit ADC with temperature sensor, and support for LIN-bus-capable UART in resource-constrained embedded designs.
Technical Context
The R5F104FEAFP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem comprises 48 KB on-chip flash (1 KB block size), 4 KB data flash with background operation (BGO), and 5.5 KB SRAM.
Peripheral integration includes a 10-bit ADC with 12 input channels and internal 1.45 V reference, dual UART channels (one LIN-compliant), four I²C interfaces, three CSI/SPI channels, 12-bit interval timer, RTC with calendar/alarm, and event-driven DTC/ELC for low-CPU-overhead peripheral coordination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline; enables deterministic real-time response and ultra-low-power operation down to 0.60 μA in RTC+LVD mode. |
| Max Operating Frequency | 32 MHz (44 DMIPS); delivers sufficient compute throughput for motor control, sensor fusion, and protocol stack handling in compact systems. |
| Flash Memory | 48 KB code flash + 4 KB data flash; supports BGO writes and 1,000,000 rewrite cycles-enables robust firmware updates and parameter logging without halting execution. |
| Analog Peripherals | 10-bit ADC (12 channels, internal 1.45 V ref, temp sensor); provides calibrated sensing for battery monitoring, environmental sensing, and closed-loop control. |
| Communication Interfaces | 2× UART (1× LIN-capable), 4× I²C, 3× CSI/SPI; allows concurrent connectivity to sensors, displays, CAN transceivers (via UART), and EEPROMs in multi-protocol systems. |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA), SNOOZE; extends battery life in portable and energy-harvested devices while retaining RTC and LVD functionality. |
| Operating Voltage & Temp | 1.6–5.5 V supply, –40°C to +85°C (Industrial grade); ensures reliable operation across wide input voltage ranges and ambient conditions in factory automation. |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), RoHS-compliant, plastic body with exposed pad not required (non-HWQFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10–P15 | Multi-function serial I/O (SCK11/SDA11/SO20/etc.) | Configurable as UART, I²C, or CSI pins-supports flexible peripheral routing without external logic; LIN-bus signaling enabled on UART0. |
| P20–P27 | Analog inputs (ANI0–ANI7) / AVREFP/AVREFM | 12-channel 10-bit ADC input bank with dedicated analog reference pins; enables ratiometric measurements and noise-immune sensor interfacing. |
| P30–P31 | RTC1HZ, TI03/TO03, INTP3/INTP4 | Dedicated real-time clock output and timer capture/compare pins-facilitates precise timekeeping, PWM generation, and edge-triggered event capture. |
| P121/P122 | X1/X2 crystal oscillator inputs | Supports 32.768 kHz crystal for RTC accuracy ±20 ppm; enables high-precision timekeeping independent of main system clock. |
| RESET, REGC, VDD, VSS | Reset control, regulator bypass, power rails | REGC requires 0.47–1 μF capacitor to VSS for stable internal LDO operation; RESET is active-low with built-in POR/LVD detection. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw with RTC + LVD active-enables multi-year battery life in wireless sensor nodes and metering applications. |
| Background Data Flash Programming | Execute code from flash while rewriting data flash-eliminates interrupt latency during firmware parameter updates or calibration storage. |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events (e.g., ADC EOC → DMA transfer)-reduces CPU intervention and improves deterministic timing. |
| On-chip debug & self-programming | Full on-chip debug via single-wire interface; boot swap and flash shield window enable secure field firmware upgrades without external programmers. |
| Multi-voltage I/O capability | I/O pins tolerate 1.8/2.5/3.3 V logic levels-simplifies interfacing with mixed-voltage peripherals (e.g., 1.8 V sensors, 3.3 V transceivers) without level shifters. |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor collecting data every 10 seconds and transmitting via UART-to-LoRa module. IC Role / Device Role / Timing Role: Main controller executing sensor readout, RTC-based scheduling, low-power state management, and UART framing. Use Value: 0.60 μA STOP mode with RTC extends 2× AA battery life beyond 5 years; 10-bit ADC with internal reference eliminates external precision references. |
Use Scenario: Residential electricity meter measuring voltage/current via shunt/sensor, calculating kWh, and communicating via optical port and RS-485. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, pulse counting, tamper detection, and dual-interface communication stacks. Use Value: 48 KB flash accommodates IEC 62056-compliant DLMS/COSEM stack + encryption; LIN-capable UART interfaces directly to optical head ICs. |
| Home Appliance Control | Factory Automation I/O Module |
Use Scenario: Washing machine main board controlling motor drivers, water valves, display, and user interface buttons. IC Role / Device Role / Timing Role: Real-time motor timing (PWM), keypad scan, buzzer tone generation, and display update coordination. Use Value: PCLBUZ0/1 pins drive piezo buzzers directly; 12-bit interval timer enables precise PWM for BLDC commutation; 44-pin LQFP fits compact PCB layouts. |
Use Scenario: DIN-rail mounted digital I/O expansion module converting Modbus RTU commands into isolated 24 V DC outputs and reading 24 V inputs. IC Role / Device Role / Timing Role: Protocol handler (UART Modbus), GPIO expander, watchdog supervisor, and isolation interface coordinator. Use Value: Dual UARTs allow simultaneous Modbus master/slave operation; 16+ GPIOs with N-ch open-drain support direct 24 V interface; -40°C to +85°C rating ensures reliability in control cabinets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GEAFP#V0 | 128 KB flash, 16 KB RAM, same 44-pin LQFP package and peripheral set | Supports larger firmware (e.g., OTA update stack + GUI framework) without changing PCB layout | Select when future firmware growth or additional feature sets (e.g., USB HID emulation via UART) are anticipated |
| R5F104FEAFB#V0 | Same flash/RAM specs but 48-pin LFQFP (7×7 mm, 0.5 mm pitch) package; adds 4 GPIOs and KR0–KR7 keypad inputs | Better suited for designs requiring >32 GPIOs or matrix keypad scanning without external expanders | Choose only if extra I/O or keypad support is required; requires PCB redesign due to different footprint and pitch |
Compared with R5F104GEAFP#V0, the R5F104FEAFP#V0 trades flash capacity for lower cost and smaller code footprint-ideal for fixed-function controllers where firmware size is stable. Versus R5F104FEAFB#V0, it offers identical functionality in a more widely supported 44-pin LQFP package, simplifying sourcing and layout reuse.
Availability
R5F104FEAFP#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, home appliance control units, and factory automation I/O modules requiring stable component supply, long-term lifecycle assurance, and qualified industrial-grade operation.
Supply support for R5F104FEAFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications-balancing performance, integration, and energy efficiency without compromising reliability.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104FEAFP#V0?
The R5F104FEAFP#V0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set, enabling efficient execution of control algorithms and communication stacks in real-time embedded applications. The R5F104FEAFP#V0 maintains this performance across its full 1.6–5.5 V supply range and industrial temperature grade.
Does the R5F104FEAFP#V0 support LIN bus communication, and how is it implemented?
Yes, the R5F104FEAFP#V0 supports LIN bus communication through its UART0 peripheral, which includes LIN-break detection, sync byte handling, and checksum calculation per LIN 2.x specifications. UART0 can operate in standard UART mode or LIN mode with automatic header/response timing-no external transceiver is needed for basic LIN slave functionality. The R5F104FEAFP#V0 datasheet confirms LIN compliance in Section 1.1 Features and UART functional description.
What are the memory resources allocated to the R5F104FEAFP#V0, and how is data flash utilized?
The R5F104FEAFP#V0 integrates 48 KB of code flash memory, 4 KB of data flash memory, and 5.5 KB of on-chip RAM. The 4 KB data flash supports background operation (BGO), allowing program execution from main flash while simultaneously rewriting data flash-critical for logging sensor data or storing calibration values. It guarantees 1,000,000 write/erase cycles at VDD = 1.8–5.5 V, and the R5F104FEAFP#V0 uses the flash library starting at RAM address FE900H.
How does the R5F104FEAFP#V0 achieve ultra-low power consumption, and what are the key low-power modes?
The R5F104FEAFP#V0 achieves ultra-low power via multiple hardware-optimized modes: HALT (66 μA/MHz), STOP (0.60 μA with RTC + LVD active), and SNOOZE (low-power peripheral operation with CPU halted). These modes leverage the RL78's segmented power domains and clock gating. The R5F104FEAFP#V0 enters STOP mode with just two instructions and wakes on RTC alarm or external interrupt-validated in the datasheet's electrical characteristics table under "Current Consumption."
What is the ADC resolution, channel count, and reference configuration supported by the R5F104FEAFP#V0?
The R5F104FEAFP#V0 features a 10-bit successive-approximation ADC with 12 analog input channels (ANI0–ANI11), selectable internal 1.45 V reference or external AVREFP/AVREFM inputs. It supports single-ended and differential conversions, scan mode, and hardware trigger from timers or ELC events. The R5F104FEAFP#V0 also integrates an on-die temperature sensor usable as an ADC input channel, enabling thermal monitoring without external components.
R5F104FEAFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 44-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104FEAFP#V0 FAQ
1.How can I place an order for R5F104FEAFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104FEAFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104FEAFP#V0 reliable?
The price and inventory of R5F104FEAFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104FEAFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104FEAFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104FEAFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104FEAFP#V0?
R5F104FEAFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104FEAFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104FEAFP#V0?
For technical support, including R5F104FEAFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104FEAFP#V0 requirements.
6.How does Aetrix verify that R5F104FEAFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104FEAFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104FEAFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104FEAFP#V0?
All R5F104FEAFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104FEAFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104FEAFP#V0 part is unused and in its original packaging.
Return procedure for R5F104FEAFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104FEAFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

