Renesas R5F104FGAFP#50
- Part No.:
- R5F104FGAFP#50
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
R5F104FGAFP#50.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104FGAFP#50 from Renesas is a 44-pin LQFP, 96 KB flash, 12 KB RAM RL78/G14 16-bit microcontroller with ultra-low-power operation (66 μA/MHz), 32 MHz max CPU speed, and integrated peripherals including 10-bit ADC (16 channels), UART/LIN, I²C, SPI, RTC, and hardware DTC/ELC. It targets battery-powered industrial sensors and embedded control systems requiring extended runtime and robust peripheral integration.
For engineers reviewing the R5F104FGAFP#50 datasheet, R5F104FGAFP#50 pinout, R5F104FGAFP#50 application, or R5F104FGAFP#50 equivalent, key selection criteria include its 44-pin LQFP-0.8 mm pitch package, -40°C to +85°C industrial temperature grade (D suffix), 96 KB code flash with data flash support, and verified compatibility with Renesas E2 emulator and CS+ IDE for rapid firmware development.
Technical Context
The R5F104FGAFP#50 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). It integrates a 10-bit A/D converter with up to 16 analog inputs, internal reference voltage (1.45 V), and temperature sensor - all operable across 1.6–5.5 V supply range.
Its peripheral set includes 3 UART/LIN channels, 4–10 I²C interfaces, 3–8 CSI (SPI-compatible) channels, 8–12 16-bit timers (including TAU, RJ, RD, RG units), real-time clock with calendar/alarm, and Event Link Controller (ELC) enabling direct peripheral-to-peripheral event triggering without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RL78 16-bit CISC with 3-stage pipeline; enables deterministic real-time response and low-energy per instruction. |
| Max Operating Frequency | 32 MHz; delivers 44 DMIPS performance while maintaining 66 μA/MHz active current efficiency. |
| Flash Memory | 96 KB code flash + 8 KB data flash; supports background operation (BGO), 1M write cycles, and flash shield window security. |
| RAM | 12 KB on-chip RAM; sufficient for RTOS stacks, communication buffers, and sensor data processing in compact designs. |
| Analog Peripherals | 10-bit ADC (16 ch), 8-bit DAC (2 ch), 2 comparators, internal 1.45 V reference, and temperature sensor - all calibrated and usable at 1.6–5.5 V. |
| Low-Power Modes | HALT (0.60 μA with RTC+LVD only), STOP, SNOOZE; enables multi-year battery life in metering and IoT edge nodes. |
| Package & Temp Grade | 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), industrial grade (-40°C to +85°C); compatible with standard reflow and AOI inspection. |
Pinout & Package
44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch), JEDEC MS-026 compliant, with exposed thermal pad option (not present in this variant). Pin 1 marked by index notch; pin 22 = VDD, pin 21 = VSS, pin 23 = RESET, pin 12 = X1 (32.768 kHz crystal input), pin 11 = X2.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input capture; debug trigger source - configurable via PIOR registers. |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; secondary debug trigger - supports full-duplex serial comms with LIN framing. |
| P10–P15 | SPI/I²C/UART multiplexed I/O | Shared CSI0/CSI1/UART2/SCL/SDA pins; enable flexible interface routing without external muxing. |
| P16/P17 | INTP5/INTP4 / TI01/TI02 / TO01/TO02 | Dedicated interrupt/timer I/O; supports quadrature decoding, PWM generation, and edge-triggered wake-up from STOP mode. |
| P20–P27 | ANI0–ANI7 / AVREFP/AVREFM | 16-channel 10-bit ADC input group with differential reference capability; supports ratiometric sensor measurement. |
| P30/P31 | RTC1HZ / INTP3 / TI03 / TO03 / PCLBUZ0 | Real-time clock output; external interrupt; timer I/O; buzzer drive - enables time-stamped event logging and audible feedback. |
| P60/P61 | SCLA0 / SDAA0 | Dedicated I²C bus pins with slew-rate control; support multi-master arbitration and SMBus timeout detection. |
| P121/P122 | X1 / X2 | 32.768 kHz crystal oscillator terminals; integrated load capacitors reduce BOM count for RTC accuracy. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT mode | 0.60 μA typical current draw with RTC and LVD active - enables decade-scale battery operation in utility meters. |
| Data Flash BGO | Background operation allows concurrent program execution and non-volatile parameter storage - critical for field-upgradable firmware. |
| Event Link Controller (ELC) | Hardware-based peripheral linking eliminates CPU polling overhead; reduces latency and power in sensor-triggered actions. |
| On-chip debug with SWD | Single-wire debug interface supports full-speed tracing, breakpoints, and memory access without dedicated debug pins. |
| Peripheral I/O redirection | PIOR0/PIOR1 registers enable dynamic remapping of UART/SPI/I²C functions to alternate pins - simplifies PCB layout reuse. |
| Integrated LIN physical layer support | UART2 with automatic sync-break detection and checksum generation - meets ISO 17987-4 for automotive body electronics. |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor node with wireless telemetry. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, RTC timestamping, LIN/UART comms, and low-power state transitions. Use Value: 0.60 μA HALT mode extends CR2032 battery life beyond 10 years; integrated 10-bit ADC eliminates external signal conditioning ICs. |
Use Scenario: Residential electricity meter with tamper detection, pulse counting, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations, EEPROM logging, real-time billing, and secure firmware updates. Use Value: 96 KB flash accommodates dual-bank bootloader and AES-128 encryption stack; data flash BGO ensures uninterrupted metering during parameter writes. |
| Home Appliance Control | Building Automation Panel |
Use Scenario: Washing machine main control board with motor driver interface and user display. IC Role / Device Role / Timing Role: Real-time motor timing controller with PWM outputs, fault monitoring, and UI button/key scan. Use Value: 12 KB RAM supports FreeRTOS task scheduling; hardware DTC offloads UART/ADC transfers from CPU during spin cycles. |
Use Scenario: HVAC zone controller with temperature sensing, relay actuation, and BACnet MSTP communication. IC Role / Device Role / Timing Role: Embedded network node executing PID loops, schedule management, and Modbus-to-BACnet gateway logic. Use Value: 3 UART channels enable simultaneous RS-485 (BACnet), RS-232 (debug), and LIN (sensor bus); ELC synchronizes fan speed with temperature ramp rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GGAFP#50 | 128 KB flash, 16 KB RAM, same 44-pin LQFP package and peripheral set. | Required when firmware exceeds 96 KB or additional RAM needed for larger protocol stacks. | Select if future firmware growth or enhanced data logging is anticipated; pin-compatible upgrade path. |
| R5F104FEAFP#50 | 64 KB flash, 5.5 KB RAM, identical package and core architecture. | Suitable for cost-sensitive designs with minimal firmware footprint and no data-intensive operations. | Choose for high-volume consumer appliances where BOM cost reduction outweighs memory headroom. |
Compared with R5F104FEAFP#50, the R5F104FGAFP#50 provides 50% more flash and >100% more RAM for complex control algorithms and secure boot, while R5F104GGAFP#50 adds further headroom for OTA update partitions and encrypted key storage - all within identical thermal and layout constraints.
Availability
R5F104FGAFP#50 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, and home appliance control systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from authorized Renesas distribution channels.
Supply support for R5F104FGAFP#50 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications - balancing performance, integration, and energy efficiency without external PMIC dependency.
FAQ
What is the maximum operating frequency and core architecture of the R5F104FGAFP#50?
The R5F104FGAFP#50 features a 16-bit RL78 CPU core with 3-stage pipeline CISC architecture and operates at up to 32 MHz, delivering 44 DMIPS performance. Its minimum instruction execution time is 0.03125 µs at 32 MHz using the high-speed on-chip oscillator, and it supports ultra-low-speed operation down to 32.768 kHz for RTC and low-power sensing tasks - all within the same R5F104FGAFP#50 silicon die.
Does the R5F104FGAFP#50 support hardware debugging, and what interface is used?
Yes, the R5F104FGAFP#50 supports full-featured on-chip debugging via Single-Wire Debug (SWD) interface using the TOOL0 and TOOLRxD/TX pins. This enables real-time breakpoint setting, memory inspection, register read/write, and trace capabilities through Renesas E2 or E2 Lite emulators - all without consuming dedicated debug pins or requiring JTAG header space on the R5F104FGAFP#50 PCB layout.
What are the analog capabilities of the R5F104FGAFP#50, and how many channels does the ADC support?
The R5F104FGAFP#50 integrates a 10-bit successive-approximation ADC with up to 16 input channels (ANI0–ANI15), internal 1.45 V reference voltage, and on-chip temperature sensor. It supports differential input mode using AVREFP/AVREFM pins and operates across the full 1.6–5.5 V supply range - enabling accurate ratiometric measurements for pressure, current, and environmental sensors directly interfaced to the R5F104FGAFP#50.
How does the R5F104FGAFP#50 handle low-power operation, and what is its lowest current consumption mode?
The R5F104FGAFP#50 achieves 0.60 μA typical current consumption in HALT mode with only the real-time clock (RTC) and low-voltage detector (LVD) active - verified at VDD = 3.0 V and TA = 25°C. This mode retains RAM content and allows wake-up via external interrupt or RTC alarm, making it ideal for infrequent-event monitoring in battery-powered applications built around the R5F104FGAFP#50.
Is the R5F104FGAFP#50 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104FGAFP#50 is fully pin-compatible with all other 44-pin LQFP RL78/G14 devices sharing the same FP package code (e.g., R5F104FEAFP#50, R5F104GGAFP#50), including identical pin functions, electrical characteristics, and thermal pad configuration. This allows direct substitution within the same PCB footprint when scaling flash/RAM requirements - a verified design feature of the R5F104FGAFP#50 family.
R5F104FGAFP#50 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 44-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104FGAFP#50 FAQ
1.How can I place an order for R5F104FGAFP#50 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104FGAFP#50 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104FGAFP#50 reliable?
The price and inventory of R5F104FGAFP#50 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104FGAFP#50 is usually 5 days.
3.What payment methods are accepted for R5F104FGAFP#50?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104FGAFP#50 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104FGAFP#50?
R5F104FGAFP#50 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104FGAFP#50 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104FGAFP#50?
For technical support, including R5F104FGAFP#50 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104FGAFP#50 requirements.
6.How does Aetrix verify that R5F104FGAFP#50 is sourced from the original manufacturer or authorized distributors?
All R5F104FGAFP#50 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104FGAFP#50 meets industry standards.
7.What is the process for return or replacement of R5F104FGAFP#50?
All R5F104FGAFP#50 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104FGAFP#50, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104FGAFP#50 part is unused and in its original packaging.
Return procedure for R5F104FGAFP#50:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104FGAFP#50 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

