Renesas R5F104FGAFP#V0
- Part No.:
- R5F104FGAFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 44-LQFP
- Datasheet:
-
R5F104FGAFP#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 44LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,534
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104FGAFP#V0 from Renesas Electronics is a 44-pin LQFP-packaged 16-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6 V to 5.5 V across –40°C to +85°C. It delivers 44 DMIPS at 32 MHz, integrates a real-time clock with calendar function, 10-bit A/D converter (20-channel), and ultra-low-power HALT/STOP/SNOOZE modes (0.60 μA RTC+LVD). It targets battery-powered industrial sensors and smart metering interfaces.
For engineers reviewing the R5F104FGAFP#V0 datasheet, R5F104FGAFP#V0 pinout, R5F104FGAFP#V0 application, or R5F104FGAFP#V0 equivalent, key selection criteria include its 44-pin LQFP-0.8 mm pitch package, 96 KB code flash with self-programming and boot swap, integrated 10-bit ADC with internal reference, and support for LIN-bus UART channels in consumer/industrial temperature grades.
Technical Context
The R5F104FGAFP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It features an Event Link Controller (ELC) enabling direct peripheral-to-peripheral event triggering without CPU intervention, and a Data Transfer Controller (DTC) supporting block, repeat, and chain transfer modes activated by interrupts.
Its power management includes on-chip POR and 14-level voltage detector (LVD) with interrupt/reset options, while the high-accuracy ±1.0% on-chip oscillator supports 12 selectable frequencies from 1 MHz to 64 MHz. The device integrates a 12-bit interval timer, watchdog timer with dedicated low-speed oscillator, and background operation (BGO) for data flash rewriting during program execution.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline; enables deterministic timing control and low-power interrupt latency. |
| Max Operating Frequency | 32 MHz (44 DMIPS); sufficient for real-time sensor fusion and LIN protocol stack execution. |
| Flash Memory | 96 KB code flash + 8 KB data flash; supports self-programming with boot swap and flash shield window security. |
| ADC Resolution & Channels | 10-bit resolution, up to 20 analog inputs; includes internal 1.45 V reference and temperature sensor for calibration-free sensing. |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active); enables multi-year battery life in periodic wake-up applications. |
| Serial Interfaces | 3–4 UART/LIN channels, 3–8 CSI (SPI-compatible), 4–10 I²C; supports mixed-protocol communication in constrained nodes. |
| Operating Voltage | 1.6 V to 5.5 V single supply; allows direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V peripherals without level shifters. |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), RoHS-compliant, plastic body with exposed pad not required (non-HWQFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10–P15 | CSI1/SCL11/SDA11/SO20/SI20/SCK20 | Dedicated serial peripheral pins supporting SPI, I²C, and UART functions with flexible I/O redirection via PIOR registers. |
| P16–P17 | TxD0/RxD0/INTP5/INTP4 | Primary UART0 channel with hardware flow control capability and external interrupt routing for fast event response. |
| P20–P27 | ANI0–ANI7/AVREFP/AVREFM | Analog input bank with differential reference support; enables simultaneous sampling of up to 8 sensor signals with common-mode rejection. |
| P30–P31 | RTC1HZ/SCK00/INTP3/TO03 | Real-time clock output and primary SPI master interface; provides precise timekeeping and sensor bus control in one subsystem. |
| P121–P124 | X1/X2/XT1/XT2 | Crystal oscillator inputs supporting 32.768 kHz RTC crystal and up to 20 MHz main system crystal for accuracy-critical timing. |
| RESET, REGC, VDD, VSS | Power & Reset Control | REGC requires 0.47–1 μF capacitor to VSS; RESET is active-low with internal pull-up; dual power rails enable noise isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low Power HALT/STOP Modes | 66 μA/MHz active current and 0.60 μA retention current with RTC + LVD active-enables >5-year coin-cell operation in metering. |
| Background Data Flash Rewrite | 1,000,000 write cycles with BGO; permits firmware updates or logging without halting application code execution. |
| Event Link Controller (ELC) | Links 19–26 peripheral events directly (e.g., ADC end-of-conversion → DMA trigger); eliminates CPU polling overhead. |
| On-Chip Voltage Detector (LVD) | 14 programmable threshold levels with interrupt/reset options; provides robust brown-out protection without external components. |
| Peripheral I/O Redirection | PIOR0/PIOR1 registers remap functions like SDA/SCL to alternate pins; simplifies PCB layout and avoids signal congestion. |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Residential electricity meter with pulse counting, tamper detection, and wireless reporting. IC Role / Device Role / Timing Role: Main controller managing metrology ADC sampling, RTC-based billing intervals, and UART-to-PLC modem interface. Use Value: 10-bit ADC with internal reference ensures stable energy measurement accuracy across voltage/temperature; 0.60 μA STOP mode extends battery backup life beyond 10 years. |
Use Scenario: Wireless temperature/humidity node in factory HVAC monitoring with local display and alarm. IC Role / Device Role / Timing Role: Sensor aggregator running RTOS, driving LCD via PCLBUZ, and managing LIN-bus diagnostics to central PLC. Use Value: Integrated LIN-capable UART reduces external transceiver count; ELC-triggered ADC-to-DMA transfers minimize CPU load during burst sampling. |
| Home Appliance Control | Medical Diagnostic Device |
Use Scenario: Washing machine main board controlling motor drivers, water valves, and user interface. IC Role / Device Role / Timing Role: Real-time sequencer coordinating PWM motor control, touch-key scanning, and buzzer feedback via PCLBUZ. Use Value: 96 KB flash accommodates safety-certified motor control algorithms and UI firmware; 44 DMIPS handles concurrent tasks without external co-processor. |
Use Scenario: Portable blood glucose monitor requiring precision analog front-end and USB charging-aware power management. IC Role / Device Role / Timing Role: Analog signal conditioner with 10-bit ADC, LVD-monitored battery supervision, and RTC-stamped test result storage. Use Value: On-chip temperature sensor calibrates ADC offset drift; data flash BGO allows continuous measurement logging during USB firmware update. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFP#V0 | 128 KB flash, 16 KB RAM, same 44-pin LQFP package and peripheral set. | Supports larger firmware images (e.g., BLE stack + GUI), higher buffer depth for communication protocols. | Select when future firmware expansion or additional protocol stacks require >96 KB code space. |
| R5F104FGAFB#V0 | Same 96 KB flash/12 KB RAM, but 48-pin LFQFP (7×7 mm, 0.5 mm pitch) package with 4 extra GPIO and 2 extra ADC channels. | Enables denser I/O routing and higher analog channel count for multi-sensor systems without changing core firmware. | Select when board layout requires finer pitch or additional analog/digital I/O beyond 44-pin constraints. |
Compared with R5F104GHAFP#V0, the R5F104FGAFP#V0 trades flash headroom for cost-sensitive volume production; compared with R5F104FGAFB#V0, it offers identical functionality in a larger-pitch, easier-to-assemble LQFP package-ideal for prototyping and medium-volume industrial controls.
Availability
R5F104FGAFP#V0 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, and home appliance control requiring stable component supply, long-term lifecycle assurance, and full traceability through Renesas' qualified distribution network.
Supply support for R5F104FGAFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial-grade embedded systems requiring high integration and long-term reliability.
FAQ
What is the maximum operating frequency and associated performance of the R5F104FGAFP#V0?
The R5F104FGAFP#V0 operates at up to 32 MHz, delivering 44 DMIPS of processing performance. This frequency is achievable using the high-accuracy on-chip oscillator (±1.0% over –20°C to +85°C), eliminating the need for an external crystal in many applications. Its 3-stage pipeline RL78 core ensures consistent instruction timing critical for real-time control loops in the R5F104FGAFP#V0.
Does the R5F104FGAFP#V0 support LIN bus communication, and how is it implemented?
Yes, the R5F104FGAFP#V0 supports LIN bus communication via its UART peripherals, which include LIN-specific features such as break detection, sync field handling, and checksum generation. Up to four UART channels are available, with UART2 explicitly supporting LIN-bus protocol in hardware-enabling seamless integration into automotive body electronics or industrial sub-networks without external LIN transceivers in the R5F104FGAFP#V0.
What are the memory resources allocated to the R5F104FGAFP#V0, and how is data flash utilized?
The R5F104FGAFP#V0 integrates 96 KB of code flash memory, 12 KB of RAM, and 8 KB of dedicated data flash memory. The data flash supports background operation (BGO), allowing program execution from code flash while simultaneously rewriting data flash-essential for secure firmware updates, parameter storage, or event logging. Its 1,000,000-cycle endurance rating ensures reliability in the R5F104FGAFP#V0's long-life deployments.
How does the R5F104FGAFP#V0 achieve ultra-low power consumption in STOP mode?
The R5F104FGAFP#V0 achieves 0.60 μA STOP mode current by retaining only the real-time clock (RTC) and low-voltage detector (LVD) circuits while disabling the CPU, flash, and most peripherals. The RTC maintains calendar functionality with alarm and clock correction, and the LVD monitors supply voltage with configurable thresholds-enabling wake-up on time or voltage events without external circuitry in the R5F104FGAFP#V0.
What package type and pin count does the R5F104FGAFP#V0 use, and what are its key mechanical attributes?
The R5F104FGAFP#V0 uses a 44-pin LQFP package (10 × 10 mm body, 0.8 mm lead pitch) with gull-wing leads and RoHS-compliant finish. Its #V0 packaging specification indicates tray delivery, and the package supports standard reflow soldering profiles. The pinout includes dedicated analog input banks (P20–P27), multiple serial interface groups, and flexible I/O redirection-making the R5F104FGAFP#V0 suitable for compact, high-density industrial PCB layouts.
R5F104FGAFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 44-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 31
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104FGAFP#V0 FAQ
1.How can I place an order for R5F104FGAFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104FGAFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104FGAFP#V0 reliable?
The price and inventory of R5F104FGAFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104FGAFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104FGAFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104FGAFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104FGAFP#V0?
R5F104FGAFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104FGAFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104FGAFP#V0?
For technical support, including R5F104FGAFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104FGAFP#V0 requirements.
6.How does Aetrix verify that R5F104FGAFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104FGAFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104FGAFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104FGAFP#V0?
All R5F104FGAFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104FGAFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104FGAFP#V0 part is unused and in its original packaging.
Return procedure for R5F104FGAFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104FGAFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

