Renesas R5F104GCAFB#X0
- Part No.:
- R5F104GCAFB#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GCAFB#X0.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,079
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GCAFB#X0 from Renesas is a 48-pin LFQFP, 0.5 mm pitch, industrial-grade (G) 16-bit RL78/G14 microcontroller with 96 KB flash, 8 KB data flash, 12 KB RAM, and operation from -40°C to +105°C. It integrates a 32 MHz RL78 CPU core delivering 44 DMIPS, ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and peripherals including 10-channel 10-bit ADC, dual UART/LIN, I²C, SPI, RTC, and 12-bit interval timer - deployed in battery-powered industrial sensor nodes and motor control interfaces.
For engineers reviewing the R5F104GCAFB#X0 datasheet, R5F104GCAFB#X0 pinout, R5F104GCAFB#X0 application, or R5F104GCAFB#X0 equivalent, key selection criteria include its 48-pin LFQFP-0.5 mm package, G-grade temperature rating, 96 KB/8 KB/12 KB memory configuration, integrated LIN-capable UARTs, and support for background data flash rewriting with 1M-cycle endurance.
Technical Context
The R5F104GCAFB#X0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It supports multiply/divide/accumulate instructions and a 1 MB address space across four register banks.
Its peripheral set includes an Event Link Controller (ELC) enabling direct hardware-triggered transfers between 19–26 event sources and peripherals, a Data Transfer Controller (DTC) supporting normal/repeat/block transfer modes with chain functionality, and a Real-Time Clock with calendar, alarm, and clock correction - all operating under single-supply 1.6–5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash with 1 KB block size, security lock, and self-programming |
| Data Flash | 8 KB with background operation (BGO), 1,000,000 write cycles, 1.8–5.5 V rewrite voltage |
| RAM | 12 KB on-chip SRAM, including dedicated areas for flash library execution |
| ADC | 10-bit resolution, 12-channel analog input, internal 1.45 V reference and temperature sensor |
| Timers | 12× 16-bit timers (TAU/Timer RJ/RD/RG), 1× 12-bit interval timer, 1× RTC with calendar |
| Serial Interfaces | 3× UART/LIN, 4× I²C/simplified I²C, 3× CSI (SPI-compatible), all with flexible pin mapping |
| Power & Temp | 1.6–5.5 V supply; -40°C to +105°C industrial operation (G-grade) |
Pinout & Package
Package: 48-pin LFQFP, 7 mm × 7 mm, 0.5 mm pitch (Renesas code FB), lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART1 transmit; 16-bit timer input; trace clock A for debug interface |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART1 receive; 16-bit timer output; trace clock B for debug interface |
| P10–P17 | CSI1/SPI1, UART2, I²C1, DTC-trigger I/O | Multiplexed serial and interrupt-capable pins supporting LIN bus framing via UART2 |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM / ANO0 / ANO1 | 8-channel analog input with differential reference support; two analog outputs |
| P30–P31 | INTP3 / RTC1HZ / SCK00 / TI03 / TO03 | Real-time clock 1 Hz output; external clock input; 16-bit timer I/O with interrupt capability |
| P50–P51 | RxD0 / TxD0 / TOOLRxD / TOOLTxD / INTP1 / INTP2 | Dedicated debug UART channel with tool interface signals and dual interrupt inputs |
| P60–P62 | SCLA0 / SDAA0 / SSI00 | I²C master/slave interface and synchronous serial interface for sensor or memory expansion |
| P120–P124 | VCOUT0 / X1 / X2 / XT1 / XT2 | Crystal oscillator inputs (32.768 kHz and up to 20 MHz), plus VCOUT for external clock conditioning |
| RESET / REGC / VDD / VSS | Reset input / regulator capacitor / power / ground | Hardware reset with glitch filter; on-chip LDO requires 0.47–1 μF REGC-to-VSS decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables sub-μA system sleep states while retaining RTC and LVD monitoring for wake-on-event designs |
| Background data flash rewriting (BGO) | Allows full application execution from code flash during non-volatile parameter updates without interruption |
| Event Link Controller (ELC) | Eliminates CPU overhead for peripheral triggering - e.g., ADC conversion start on timer match |
| On-chip debug with SWD interface | Supports real-time trace, flash breakpoints, and live register inspection using standard Renesas E2 emulator |
| Integrated LIN physical layer support | UART2 meets ISO 17987-4 electrical requirements when paired with external transceiver for automotive body electronics |
| Self-programmable flash with boot swap | Enables secure firmware updates with rollback capability and flash shield window protection against unauthorized access |
Applications
| Industrial Sensor Node | Smart HVAC Actuator |
|---|---|
Use Scenario: Battery-powered wireless temperature/humidity node with local data logging and BLE gateway handoff. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, RTC-timed wake-up, data flash storage, and UART-to-BLE bridge. Use Value: 0.60 μA STOP mode extends 2xAA battery life beyond 5 years; BGO enables seamless parameter logging during active sensing. | Use Scenario: Motorized damper control with position feedback, thermal protection, and Modbus RTU communication. IC Role / Device Role / Timing Role: Real-time actuator manager executing PID loop at 100 Hz, driving H-bridge via PWM, and handling RS-485 Modbus. Use Value: 44 DMIPS CPU headroom ensures deterministic 100 Hz loop timing; 12 KB RAM accommodates Modbus stack and PID coefficients. |
| Programmable Logic Controller (PLC) I/O Module | Energy Metering Front-End |
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and CAN backbone interface. IC Role / Device Role / Timing Role: Local intelligence hub aggregating 16-channel opto-isolated inputs, driving relay drivers, and communicating via CAN FD. Use Value: ELC links GPIO change events directly to CAN message generation - eliminating polling latency and CPU load. | Use Scenario: Residential smart meter measuring voltage/current/energy via metrology IC, with tamper detection and LCD display. IC Role / Device Role / Timing Role: System controller interfacing metrology IC via SPI, driving segment LCD, managing EEPROM-less calibration storage in data flash. Use Value: 8 KB data flash with 1M-cycle endurance stores calibration constants and lifetime energy logs without external EEPROM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GEAFB#X0 | Same package and pinout; 64 KB flash, 4 KB data flash, 5.5 KB RAM | Lower memory capacity suits simpler control tasks with minimal data logging | Select when application firmware fits within 64 KB and data retention needs are limited to <1 KB |
| R5F104GHAFB#X0 | Same package and pinout; 192 KB flash, 8 KB data flash, 20 KB RAM | Higher memory supports complex protocol stacks (e.g., MQTT over TLS) and extended data buffering | Select when firmware exceeds 96 KB or real-time data buffering >12 KB RAM is required |
Compared with R5F104GEAFB#X0 and R5F104GHAFB#X0, the R5F104GCAFB#X0 provides optimal balance of memory (96 KB flash / 12 KB RAM), ultra-low power (0.60 μA RTC+LVD), and industrial temperature range (-40°C to +105°C) for mid-complexity embedded control where cost, power, and reliability are co-prioritized.
Availability
R5F104GCAFB#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart HVAC actuators, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and G-grade thermal reliability.
Supply support for R5F104GCAFB#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally demanding industrial applications - emphasizing energy efficiency, integrated analog, and robust debug capabilities.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104GCAFB#X0?
The R5F104GCAFB#X0 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. Its RL78 CPU core supports configurable instruction timing - from 0.03125 μs per instruction at 32 MHz down to 30.5 μs at 32.768 kHz - enabling dynamic trade-offs between speed and ultra-low power in the R5F104GCAFB#X0.
Does the R5F104GCAFB#X0 support LIN bus communication, and how is it implemented?
Yes, the R5F104GCAFB#X0 supports LIN bus communication through its UART2 peripheral, which includes hardware features compliant with ISO 17987-4 for LIN physical layer timing and synchronization. When paired with an external LIN transceiver, the R5F104GCAFB#X0 handles protocol framing, checksum calculation, and slave node response timing without CPU intervention.
What are the flash memory configuration and write endurance specifications for the R5F104GCAFB#X0?
The R5F104GCAFB#X0 contains 96 KB of code flash memory organized in 1 KB blocks and 8 KB of data flash memory. The data flash supports background operation (BGO), allowing program execution during rewrites, and guarantees 1,000,000 write cycles at VDD = 1.8–5.5 V - making the R5F104GCAFB#X0 suitable for frequent parameter logging in industrial environments.
How does the R5F104GCAFB#X0 achieve ultra-low power consumption in STOP mode?
The R5F104GCAFB#X0 achieves 0.60 μA typical current in STOP mode by disabling the main CPU, flash, and most peripherals while retaining power to the RTC, LVD circuit, and selected wakeup sources (e.g., INTP0–INTP9, RTC alarm). This allows the R5F104GCAFB#X0 to maintain timekeeping and voltage monitoring with minimal energy draw for multi-year battery operation.
What development tools and debug interfaces are supported for the R5F104GCAFB#X0?
The R5F104GCAFB#X0 supports Renesas E2/E2 Lite emulators via SWD interface, with full compatibility for flash programming, real-time trace, and live register inspection. It also integrates an on-chip debug function compatible with CS+ and e2 studio IDEs - enabling rapid prototyping and validation of the R5F104GCAFB#X0 in industrial control applications.
R5F104GCAFB#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GCAFB#X0 FAQ
1.How can I place an order for R5F104GCAFB#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GCAFB#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GCAFB#X0 reliable?
The price and inventory of R5F104GCAFB#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GCAFB#X0 is usually 5 days.
3.What payment methods are accepted for R5F104GCAFB#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GCAFB#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GCAFB#X0?
R5F104GCAFB#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GCAFB#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GCAFB#X0?
For technical support, including R5F104GCAFB#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GCAFB#X0 requirements.
6.How does Aetrix verify that R5F104GCAFB#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104GCAFB#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GCAFB#X0 meets industry standards.
7.What is the process for return or replacement of R5F104GCAFB#X0?
All R5F104GCAFB#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GCAFB#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GCAFB#X0 part is unused and in its original packaging.
Return procedure for R5F104GCAFB#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GCAFB#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

