Renesas R5F104GCANA#20
- Part No.:
- R5F104GCANA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GCANA#20.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,175
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GCANA#20 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 16 KB flash, 2.5 KB RAM, and 4 KB data flash, operating from 1.6–5.5 V at -40°C to +85°C (industrial grade D). It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 10-bit ADC (8 channels), UART/SPI/I²C interfaces, RTC, and on-chip debug.
For engineers reviewing the R5F104GCANA#20 datasheet, R5F104GCANA#20 pinout, R5F104GCANA#20 application, or R5F104GCANA#20 equivalent, key selection criteria include its 48-pin HWQFN (7×7 mm, 0.5 mm pitch) footprint, industrial temperature rating, integrated data flash rewrite capability (1M cycles), and support for LIN-bus UART and background operation during flash programming.
Technical Context
The R5F104GCANA#20 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It supports multiply/divide/accumulate instructions and a 1 MB address space with four register banks.
Its peripheral set includes an Event Link Controller (ELC) for hardware-triggered event chaining, Data Transfer Controller (DTC) with block/repeat/chain transfer modes, and a Real-Time Clock with calendar, alarm, and clock correction-enabling deterministic low-power system control without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz (44 DMIPS), supported by high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) |
| Memory | 16 KB code flash (1 KB blocks), 4 KB data flash (1M write cycles), 2.5 KB SRAM |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (8 input channels, internal 1.45 V reference), no D/A or comparator |
| Serial Interfaces | 3 UART/LIN channels, up to 8 CSI (SPI-compatible) channels, up to 10 I²C channels |
| Timers & RTC | 8× 16-bit timers (TAU/TIMER-RJ/RD/RG), 1× 12-bit interval timer, 1× calendar RTC with alarm/correction |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Pinout conforms to RL78/G14 48-pin HWQFN configuration (Page 16, Figure 1.3.6).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; 16-bit timer input; trace clock A for debugging |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; 16-bit timer output; trace clock B |
| P10–P17 | CSI/I²C/UART/SIO multiplexed pins | Configurable serial interfaces supporting LIN-bus UART, SPI-like CSI, and I²C with software-selectable functions |
| P20–P27 | ANI0–ANI7 / AVREFP/AVREFM | 8-channel 10-bit analog input; dedicated analog reference voltage inputs |
| P30–P31 | INTP3/RTC1HZ/SCK00 & INTP4/TI03/TO03 | Dedicated RTC 1 Hz output; 16-bit timer input/output with interrupt capability |
| P50–P51 | SI00/RxD0/SDA00 & SO00/TxD0/TRGIOB | Secondary UART channel with I²C and SPI compatibility; tool interface for debug |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; accepts external de-bounced signal |
| VDD / VSS | Power supply / Ground | Single 1.6–5.5 V supply; separate analog/digital ground not required |
| REGC | Regulator bypass capacitor terminal | Must connect 0.47–1 µF capacitor to VSS for internal LDO stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 0.60 μA STOP mode enables battery-powered systems with multi-year RTC runtime |
| Self-programmable flash | Boot swapping and flash shield window allow safe firmware updates without external programmer |
| Background data flash rewrite | BGO enables concurrent program execution and non-volatile parameter storage during runtime |
| Hardware event linking (ELC) | 19–26 peripheral events routed without CPU overhead-critical for deterministic real-time response |
| On-chip debug interface | Fully integrated debug circuit supports breakpoints, watchpoints, and trace via single-wire SWD |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
Use Scenario: Smart washing machine main controller managing motor drive, water level sensing, and user interface. IC Role / Device Role / Timing Role: Primary MCU executing real-time motor control loops, ADC sampling of pressure/temperature sensors, and LIN communication with display panel. Use Value: Integrated 10-bit ADC, LIN-capable UART, and 0.60 μA STOP mode enable compact, energy-efficient design meeting IEC 60335 safety requirements. | Use Scenario: Wireless temperature/humidity sensor node with local logging and periodic BLE gateway upload. IC Role / Device Role / Timing Role: System-on-chip managing sensor acquisition, RTC-timed wake-up, data flash logging, and low-power UART-to-BLE bridge. Use Value: Background data flash rewrite (BGO) allows uninterrupted sensor logging while processing; 66 μA/MHz efficiency extends coin-cell life beyond 5 years. |
| Building Automation Panel | Medical Diagnostic Device |
Use Scenario: Wall-mounted HVAC control panel with touch interface, environmental sensing, and Modbus RTU communication. IC Role / Device Role / Timing Role: Central controller handling capacitive touch scanning, 10-bit ADC for CO₂/VOC sensors, and UART-based Modbus slave stack. Use Value: ELC-linked timer and ADC triggers eliminate CPU polling; 4 KB data flash stores calibration coefficients and usage logs with 1M-cycle endurance. | Use Scenario: Portable blood glucose meter requiring precise analog measurement, secure firmware updates, and long shelf life. IC Role / Device Role / Timing Role: Safety-critical MCU performing calibrated 10-bit ADC conversion, flash-shielded firmware validation, and RTC-backed test timestamping. Use Value: Flash security (block erase prohibition) prevents unauthorized firmware modification; ±1.0% oscillator accuracy ensures reliable USB CDC communication timing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104BCANA#20 | Same 48-pin HWQFN package, identical peripherals, but 32 KB flash / 5.5 KB RAM | Higher code/data margin for complex protocol stacks or larger UI assets | Select when firmware size exceeds 16 KB or additional RAM is needed for buffers or RTOS heap |
| R5F104GCANA#30 | Identical silicon; differs only in packaging specification (embossed tape vs. tray) | No functional or electrical difference; suited for automated SMT lines requiring tape-and-reel | Choose #30 for high-volume production with pick-and-place feeders; #20 for prototyping or low-volume tray-based assembly |
Compared with R5F104BCANA#20, the R5F104GCANA#20 offers lower memory cost and reduced power in idle states due to smaller flash array leakage; compared with R5F104GCANA#30, it provides identical functionality with optimized logistics for manual or small-batch assembly.
Availability
R5F104GCANA#20 is available at Aetrix Electronics and suitable for home appliance control, industrial sensor nodes, building automation panels, and portable medical diagnostics requiring stable component supply across extended product lifecycles.
Supply support for R5F104GCANA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose embedded applications-designed to replace legacy 8-bit MCUs while delivering 16-bit performance, integrated analog, and robust industrial qualification.
FAQ
What is the maximum operating frequency and associated performance of the R5F104GCANA#20?
The R5F104GCANA#20 operates at up to 32 MHz with a measured performance of 44 DMIPS. This is achieved using the high-speed on-chip oscillator, which maintains ±1.0% accuracy across 1.8–5.5 V and -20°C to +85°C. The RL78 CPU core's 3-stage pipeline and efficient CISC instruction set enable this throughput while maintaining ultra-low power consumption-66 μA per MHz in active mode. The R5F104GCANA#20 sustains full peripheral functionality-including all UART, ADC, and timer modules-at this speed.
Does the R5F104GCANA#20 support in-system programming and secure firmware updates?
Yes, the R5F104GCANA#20 supports full in-system programming via its on-chip debug interface and boot swapping capability. It includes flash shield window protection and block-level erase prohibition to prevent unauthorized rewriting of protected sectors. Firmware updates can be performed safely using the self-programming library, which reserves dedicated RAM areas (start address FE900H) and validates integrity before committing changes-ensuring robust field upgrades without external tools. The R5F104GCANA#20 also supports background operation during data flash writes.
What analog peripherals are integrated into the R5F104GCANA#20, and what are their key specifications?
The R5F104GCANA#20 integrates a single 10-bit successive-approximation ADC with 8 input channels (ANI0–ANI7), operating across the full 1.6–5.5 V supply range. It includes internal 1.45 V reference voltage and supports external reference inputs via AVREFP/AVREFM pins. No D/A converter or analog comparator is included in this variant. The ADC supports scan mode, hardware trigger from timers or ELC, and conversion times as low as 1.2 μs per channel. The R5F104GCANA#20 does not include temperature sensor or internal bandgap reference beyond the fixed 1.45 V source.
How does the R5F104GCANA#20 manage low-power operation, and what sleep modes are available?
The R5F104GCANA#20 provides three primary low-power modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except sub-system clock), and SNOOZE (selected peripherals remain active while CPU sleeps). In STOP mode with only RTC and LVD running, current drops to 0.60 μA-enabling multi-year battery life in always-on applications. Wake-up sources include external interrupts, RTC alarms, and serial interface activity. The R5F104GCANA#20 achieves 66 μA/MHz in active mode, verified across its 1.6–5.5 V operating range and -40°C to +85°C temperature envelope.
What is the package type and pin count of the R5F104GCANA#20, and are there thermal or layout considerations?
The R5F104GCANA#20 uses a 48-pin HWQFN package measuring 7 × 7 mm with 0.5 mm pitch and an exposed die pad. The datasheet explicitly recommends connecting the exposed pad to VSS for optimal thermal dissipation and electrical stability. A 0.47–1 µF capacitor must be placed between REGC and VSS to stabilize the internal regulator. The pinout matches the RL78/G14 48-pin HWQFN configuration (Figure 1.3.6, Page 16), and the R5F104GCANA#20 shares mechanical and thermal characteristics with other devices in the same package family-enabling drop-in PCB reuse where flash/RAM requirements align.
R5F104GCANA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GCANA#20 FAQ
1.How can I place an order for R5F104GCANA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GCANA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GCANA#20 reliable?
The price and inventory of R5F104GCANA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GCANA#20 is usually 5 days.
3.What payment methods are accepted for R5F104GCANA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GCANA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GCANA#20?
R5F104GCANA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GCANA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GCANA#20?
For technical support, including R5F104GCANA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GCANA#20 requirements.
6.How does Aetrix verify that R5F104GCANA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104GCANA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GCANA#20 meets industry standards.
7.What is the process for return or replacement of R5F104GCANA#20?
All R5F104GCANA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GCANA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GCANA#20 part is unused and in its original packaging.
Return procedure for R5F104GCANA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GCANA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

