Renesas R5F104GCDFB#X0
- Part No.:
- R5F104GCDFB#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GCDFB#X0.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,460
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GCDFB#X0 from Renesas is a 48-pin LFQFP, 0.5 mm pitch, industrial-grade (D) 16-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash. It operates from 1.6–5.5 V, delivers 44 DMIPS at 32 MHz, and supports ultra-low-power modes (66 μA/MHz active, 0.60 μA RTC+LVD). It targets battery-powered industrial sensors and motor control interfaces requiring integrated analog peripherals and deterministic real-time response.
For engineers reviewing the R5F104GCDFB#X0 datasheet, R5F104GCDFB#X0 pinout, R5F104GCDFB#X0 application, or R5F104GCDFB#X0 equivalent, key selection criteria include its 48-pin LFQFP-0.5 mm package, 96 KB/12 KB/8 KB memory configuration, 10-bit 20-channel ADC with internal reference, dual UART/LIN support, and hardware event linking via ELC for deterministic peripheral coordination.
Technical Context
The R5F104GCDFB#X0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) activated by 19–26 event sources and an Event Link Controller (ELC) enabling direct hardware-triggered peripheral operation without CPU intervention.
Its analog subsystem includes an 8/10-bit ADC with 20 input channels, internal 1.45 V reference, and temperature sensor; an 8-bit DAC with up to two outputs; and up to two comparators with window/high-speed/low-speed modes. Power management features HALT, STOP, and SNOOZE modes plus on-chip LVD with 14 selectable voltage thresholds.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Clock Speed | 32 MHz - delivers 44 DMIPS; high-speed on-chip oscillator accurate to ±1.0% over -20 to +85°C |
| Memory | 96 KB code flash (1 KB block size), 12 KB RAM, 8 KB data flash with 1M rewrite cycles and background operation |
| ADC | 10-bit resolution, 20-channel input, internal 1.45 V reference, and integrated temperature sensor |
| Timers | 12× 16-bit timers (TAU/Timer RJ/RD/RG), 1× 12-bit interval timer, 1× calendar RTC with alarm/correction |
| Serial Interfaces | 3× UART/LIN, 4–10× I²C/simplified I²C, 3–8× CSI (SPI-compatible), all configurable via ELC |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD), SNOOZE - enables rapid wake-up and energy budgeting |
Pinout & Package
Package: 48-pin LFQFP, 7 × 7 mm body, 0.5 mm pitch, lead-free, RoHS-compliant. Thermal pad not present (non-exposed die).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to low-frequency crystal (32.768 kHz) for RTC and low-power clock source |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives external crystal; also accepts external clock signal up to 20 MHz for system clock |
| P137 / INTP0 | External interrupt input | Dedicated edge-triggered interrupt pin with priority control, used for wake-up or event capture |
| P30 / INTP3 / RTC1HZ / SCK00 / SCL00 | Multi-function I/O | Configurable as RTC 1 Hz output, SPI/I²C clock, or interrupt input - enables shared pin resource optimization |
| P60 / SCLA0 | I²C bus clock line | Open-drain output with internal pull-up option; supports standard/fast-mode I²C up to 400 kHz |
| P61 / SDAA0 | I²C bus data line | Open-drain bidirectional data line; complements P60 for full I²C interface with slave addressing |
| P16 / TI01 / TO01 / INTP5 / TRDIOC0 / IVREF0 | Timer/Interrupt/Reference I/O | Combines input capture (TI01), PWM output (TO01), interrupt, ELC trigger, and ADC reference select |
| P17 / TI02 / TO02 / TRDIOA0 / TRDCLK / IVCMP0 | Timer/Comparator/ELC I/O | Supports dual-edge timer capture, PWM generation, ELC synchronization, and comparator output routing |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Hardware-level peripheral triggering without CPU overhead - reduces latency and ISR load in real-time systems |
| Data Transfer Controller (DTC) | Auto-memory transfers triggered by interrupts or events - offloads DMA-like tasks from CPU during ADC reads or UART RX |
| Background Operation (BGO) | Execute code from flash while rewriting data flash - enables firmware updates without halting application logic |
| On-chip Voltage Detector (LVD) | 14 programmable threshold levels (1.6–4.5 V) with interrupt/reset options - ensures safe brown-out response in varying supply conditions |
| Real-Time Clock (RTC) | Full calendar (99-year range), alarm, and auto-correction - eliminates need for external RTC IC in time-stamped logging applications |
| Low-Power SNOOZE Mode | CPU halted while selected peripherals (UART, ADC, timers) remain active - extends battery life in periodic-sensing use cases |
Applications
| Industrial Sensor Node | Smart HVAC Actuator |
|---|---|
|
Use Scenario: Battery-powered temperature/humidity/pressure node with wireless telemetry. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, calibration, and protocol stack; RTC provides timestamping. Use Value: 0.60 μA STOP mode with RTC + LVD enables multi-year battery life; 10-bit ADC with internal reference ensures stable readings across supply variation. |
Use Scenario: Motorized damper control with position feedback and communication to building BMS. IC Role / Device Role / Timing Role: Real-time motion controller managing PWM-driven actuator, reading potentiometer/encoder, and handling Modbus RTU over UART. Use Value: ELC synchronizes timer PWM with ADC sampling of current sense; UART/LIN supports legacy BMS integration without external transceivers. |
| Programmable Logic Relay | Energy Meter Front-End |
|
Use Scenario: DIN-rail mounted relay module with configurable I/O, digital inputs, and RS-485 interface. IC Role / Device Role / Timing Role: Deterministic I/O sequencer using DTC for input debouncing and output latching; UART handles configuration commands. Use Value: HALT mode achieves 66 μA/MHz efficiency during idle; 20-channel ADC monitors auxiliary analog inputs (e.g., voltage/current sensing). |
Use Scenario: Residential smart meter measuring voltage, current, and power factor via shunt/CT sensors. IC Role / Device Role / Timing Role: Analog front-end processor acquiring synchronized voltage/current samples, computing RMS/power, and storing logs in data flash. Use Value: Background data flash writes preserve metering history during active computation; 8 KB data flash rated for 1M rewrites ensures >10-year log retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHDFB#X0 | 128 KB flash, 16 KB RAM, same 48-pin LFQFP-0.5 mm package and peripheral set | Supports larger firmware (e.g., OTA update stack + encryption) without layout change | Select when future firmware growth or secure boot requirements exceed 96 KB capacity |
| R5F104GCDFP#V0 | Same 96 KB/12 KB/8 KB spec but in 48-pin LQFP-0.8 mm pitch (7 × 7 mm) package | Compatible pinout but wider pitch eases hand-soldering and reduces PCB assembly cost in low-volume production | Choose for prototyping, repair, or cost-sensitive industrial designs where 0.8 mm pitch is acceptable |
Compared with R5F104GCDFB#X0, R5F104GHDFB#X0 offers headroom for complex firmware while maintaining identical footprint and peripheral timing; R5F104GCDFP#V0 trades finer pitch for broader manufacturability - both require no schematic change but differ in PCB land pattern and thermal profile.
Availability
R5F104GCDFB#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart HVAC actuators, programmable logic relays, and energy meter front-ends requiring stable component supply across extended product lifecycles.
Supply support for R5F104GCDFB#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G14 family delivers true low-power performance for general-purpose industrial applications, combining energy efficiency, rich analog integration, and real-time determinism in compact packages.
FAQ
What is the maximum operating frequency and associated performance of the R5F104GCDFB#X0?
The R5F104GCDFB#X0 operates at up to 32 MHz with its high-speed on-chip oscillator, delivering 44 DMIPS. Its ±1.0% oscillator accuracy over -20 to +85°C eliminates need for external crystal in many timing-critical applications, and instruction timing is configurable from 0.03125 µs (high-speed) to 30.5 µs (ultra-low-speed) depending on clock source.
Does the R5F104GCDFB#X0 support simultaneous operation of multiple serial interfaces?
Yes, the R5F104GCDFB#X0 supports concurrent use of up to 3 UART/LIN channels, 4–10 I²C/simplified I²C channels, and 3–8 CSI (SPI-compatible) channels. Each interface has independent clock domains and can be assigned to different pins via peripheral I/O redirection registers, enabling multi-protocol connectivity without external bridging.
How does the R5F104GCDFB#X0 manage power in battery-operated applications?
The R5F104GCDFB#X0 provides three ultra-low-power modes: HALT (66 μA/MHz), STOP (0.60 μA with RTC + LVD active), and SNOOZE (selected peripherals active while CPU sleeps). Its on-chip LVD offers 14 programmable voltage thresholds, and the RTC maintains calendar time with alarm and correction - collectively enabling multi-year operation on coin-cell batteries.
What analog capabilities does the R5F104GCDFB#X0 integrate for sensor interfacing?
The R5F104GCDFB#X0 integrates a 10-bit ADC with 20 input channels, internal 1.45 V reference, and factory-calibrated temperature sensor; an 8-bit DAC with up to two outputs; and up to two comparators supporting window, high-speed, and low-speed modes. These enable direct connection of thermistors, pressure sensors, current shunts, and analog actuators without external signal conditioning.
Is the R5F104GCDFB#X0 pin-compatible with other RL78/G14 variants in the same package?
Yes, all RL78/G14 devices in the 48-pin LFQFP-0.5 mm package - including R5F104GCDFB#X0, R5F104GHDFB#X0, and R5F104GLAFB - share identical pinouts and electrical characteristics. Memory size and peripheral enablement vary by part number, but PCB layout and firmware initialization remain consistent across this package group.
R5F104GCDFB#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GCDFB#X0 FAQ
1.How can I place an order for R5F104GCDFB#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GCDFB#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GCDFB#X0 reliable?
The price and inventory of R5F104GCDFB#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GCDFB#X0 is usually 5 days.
3.What payment methods are accepted for R5F104GCDFB#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GCDFB#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GCDFB#X0?
R5F104GCDFB#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GCDFB#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GCDFB#X0?
For technical support, including R5F104GCDFB#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GCDFB#X0 requirements.
6.How does Aetrix verify that R5F104GCDFB#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104GCDFB#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GCDFB#X0 meets industry standards.
7.What is the process for return or replacement of R5F104GCDFB#X0?
All R5F104GCDFB#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GCDFB#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GCDFB#X0 part is unused and in its original packaging.
Return procedure for R5F104GCDFB#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GCDFB#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

