Renesas R5F104GDANA#U0
- Part No.:
- R5F104GDANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GDANA#U0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,524
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GDANA#U0 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 32 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6–5.5 V at -40 to +85°C (Industrial D-grade), delivering 44 DMIPS at 32 MHz for low-power embedded control in sensor nodes and industrial I/O modules.
For engineers reviewing the R5F104GDANA#U0 datasheet, R5F104GDANA#U0 pinout, R5F104GDANA#U0 application, or R5F104GDANA#U0 equivalent, key selection criteria include its 66 μA/MHz active current, integrated RTC + LVD, 10-bit 16-channel ADC, dual UART/SPI/I²C interfaces, and hardware DTC/ELC for deterministic real-time peripheral coordination.
Technical Context
The R5F104GDANA#U0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), plus multiply/divide/accumulate instructions and 1 MB address space. It integrates a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) and dedicated low-speed oscillator for watchdog operation.
Its peripheral set includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, calendar RTC with alarm/correction, 8-bit DAC (2-channel), two comparators, and event-driven architecture via Event Link Controller (ELC) linking 19–26 event sources to peripherals without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 44 DMIPS @ 32 MHz |
| Memory | 32 KB code flash (1 KB block), 4 KB data flash (1M rewrite cycles), 4 KB RAM |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD active |
| Analog Peripherals | 10-bit 16-channel ADC (VDD-referenced), 8-bit dual-channel DAC (0–VDD output), 2-channel comparator |
| Timers & Clock | TAU (up to 8×16-bit), 12-bit interval timer, calendar RTC (99-year), watchdog timer with dedicated oscillator |
| Communication | 3× UART/LIN, 3× CSI (SPI-compatible), 4× I²C/simplified I²C, all configurable via ELC |
| Supply & Temp | 1.6–5.5 V single supply; Industrial grade: –40°C to +85°C (D-field) |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch) with exposed die pad (recommended to connect to VSS). Pin count and footprint match JEDEC MO-220WEED.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/P01 | General-purpose I/O / UART1 TX/RX | Primary serial interface for host communication; supports TTL-level I/O and programmable pull-up |
| P10–P17 | Multi-function I/O (CSI1, I²C1, UART2, timers, interrupts) | Configurable peripheral routing via PIOR registers; enables flexible signal mapping without PCB change |
| P20–P27 | Analog input / AVREFP/AVREFM / ANI0–ANI7 | 8-channel analog front-end with internal reference (1.45 V) and temperature sensor support |
| P30/P31 | RTC1HZ / INT0–INT4 / PCLBUZ0 | Dedicated real-time clock output and interrupt-capable timer I/O for low-jitter timing events |
| P50/P51 | UART0 RX/TX / TOOLRxD/TOOLTxD | On-chip debug interface pins; enable flash programming and real-time trace without external debugger |
| RESET / REGC / VDD / VSS | Reset control / Regulator capacitor / Power rails | REGC requires 0.47–1 μF capacitor to VSS for stable internal regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables battery-powered operation >10 years in sensor nodes using RTC-triggered wake-up |
| Background Data Flash rewriting (BGO) | Allows firmware updates or logging while executing application code from main flash |
| Event Link Controller (ELC) | Eliminates CPU polling by directly linking peripherals (e.g., ADC end → DMA transfer) |
| On-chip debug with boot swap | Supports field firmware upgrades with rollback safety via dual-bank flash management |
| Dedicated low-speed oscillator for WDT | Guarantees watchdog operation independent of main clock source failure |
Applications
| Smart Sensor Node | Industrial I/O Module |
|---|---|
Use Scenario: Battery-powered environmental sensor collecting temperature, humidity, and motion data every 5 minutes. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, RTC-based wake-up scheduling, and UART/LIN transmission to gateway. Use Value: 0.60 μA STOP mode extends 2× AA battery life beyond 5 years; BGO enables over-the-air log updates without interrupting sensing. | Use Scenario: DIN-rail mounted digital input/output module converting 24 V industrial signals to Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Real-time I/O coordinator using ELC to trigger GPIO state changes on UART frame reception or timer expiry. Use Value: Deterministic sub-10 μs response latency achieved via hardware-peripheral chaining, eliminating software ISR jitter. |
| Home Appliance Control | Medical Diagnostic Device |
Use Scenario: Washing machine main board controlling motor drive, water valves, and user interface. IC Role / Device Role / Timing Role: System supervisor handling fault detection (LVD), buzzer feedback (PCLBUZ), and multi-protocol communication (UART + I²C). Use Value: Integrated LVD with 14-level interrupt/reset options enables precise brown-out recovery; dual UARTs support simultaneous display and motor driver comms. | Use Scenario: Portable blood glucose meter requiring precision analog measurement and secure data storage. IC Role / Device Role / Timing Role: Precision analog front-end controller with 10-bit ADC, internal 1.45 V reference, and encrypted data flash logging. Use Value: On-chip voltage reference stability (±0.5%) and 1 M-cycle data flash endurance ensure 5+ year calibration validity and audit-trail compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GEANA#U0 | Same package and pinout; 64 KB flash, 4 KB data flash, 5.5 KB RAM | Requires larger flash image; suitable when bootloader or OTA update space needed | Select for designs needing >32 KB application code with identical footprint and peripheral set |
| R5F104GDFA#V0 | LQFP-48 (7×7 mm, 0.5 mm pitch); same memory and peripherals; different package | Requires PCB layout change; preferred where reflow compatibility or manual inspection needed | Select when HWQFN assembly capability is unavailable or thermal dissipation via exposed pad is not required |
Compared with R5F104GEANA#U0, the R5F104GDANA#U0 trades flash capacity for lower cost and smaller memory footprint; compared with R5F104GDFA#V0, it offers superior thermal performance and board space efficiency via HWQFN's exposed pad, but demands fine-pitch reflow capability.
Availability
R5F104GDANA#U0 is available at Aetrix Electronics and suitable for smart sensor nodes, industrial I/O modules, and home appliance control systems requiring stable component supply across extended production lifecycles.
Supply support for R5F104GDANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power embedded control with integrated analog, communication, and real-time peripherals optimized for cost-sensitive industrial and consumer applications.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104GDANA#U0?
The R5F104GDANA#U0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This is achieved using the RL78 CPU core's 3-stage pipeline and high-speed on-chip oscillator. The device supports dynamic clock scaling down to 32.768 kHz for ultra-low-power RTC operation, and the instruction execution time ranges from 0.03125 μs (at 32 MHz) to 30.5 μs (at 32.768 kHz). All timing specifications are validated across the full industrial temperature range (–40°C to +85°C).
Does the R5F104GDANA#U0 support in-system programming and secure firmware updates?
Yes, the R5F104GDANA#U0 supports full in-system programming via its on-chip debug interface using the P50/P51 TOOLRxD/TOOLTxD pins. It includes boot swap functionality and flash shield window protection to prevent unauthorized access to code memory. Self-programming of both code and data flash is supported under VDD = 1.8–5.5 V, with background operation (BGO) enabling concurrent code execution during data flash writes - a critical capability for secure, fail-safe firmware updates in the R5F104GDANA#U0.
What analog features are integrated into the R5F104GDANA#U0, and how are they calibrated?
The R5F104GDANA#U0 integrates a 10-bit, 16-channel successive-approximation ADC with internal 1.45 V reference voltage and factory-trimmed temperature sensor. It also includes an 8-bit dual-channel DAC (0–VDD output) and two independent comparators with selectable internal/external reference. ADC offset/gain calibration values are stored in dedicated ROM areas and applied automatically during initialization. The temperature sensor accuracy is ±2.5°C over –40°C to +85°C, verified per R5F104GDANA#U0 production test data.
How does the Event Link Controller (ELC) improve real-time responsiveness in the R5F104GDANA#U0?
The ELC in the R5F104GDANA#U0 enables direct hardware-level linking of 19–26 peripheral event sources (e.g., ADC conversion complete, UART receive interrupt, timer overflow) to target functions (e.g., DMA trigger, port toggle, timer start) without CPU involvement. This reduces interrupt latency to zero cycles for linked actions, eliminates ISR overhead, and ensures deterministic timing - essential for closed-loop control in applications like motor commutation or synchronized sensor sampling on the R5F104GDANA#U0.
What are the power supply requirements and decoupling recommendations for the R5F104GDANA#U0?
The R5F104GDANA#U0 requires a single 1.6–5.5 V supply on VDD, with separate VSS return. A 0.47–1 μF ceramic capacitor must be placed between REGC and VSS (close to the pin) to stabilize the internal voltage regulator. Additional 100 nF decoupling capacitors are recommended on each VDD pin, and a bulk 4.7 μF tantalum or ceramic capacitor should be placed near the power entry point. These values are specified in the R5F104GDANA#U0 hardware design guidelines and validated across all operating conditions.
R5F104GDANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GDANA#U0 FAQ
1.How can I place an order for R5F104GDANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GDANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GDANA#U0 reliable?
The price and inventory of R5F104GDANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GDANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104GDANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GDANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GDANA#U0?
R5F104GDANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GDANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GDANA#U0?
For technical support, including R5F104GDANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GDANA#U0 requirements.
6.How does Aetrix verify that R5F104GDANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104GDANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GDANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104GDANA#U0?
All R5F104GDANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GDANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GDANA#U0 part is unused and in its original packaging.
Return procedure for R5F104GDANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GDANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

