My Inquiry
My Account
Renesas R5F104GDGNA#20
- Part No.:
- R5F104GDGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GDGNA#20.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 48HWQFN
- Quantity:
- Payment:
- Shipping:
Inventory:925
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GDGNA#20 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 128 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +105°C (industrial G-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (0.60 μA RTC+LVD), and integrates 10-bit ADC (16 ch), UART/SPI/I²C interfaces, RTC, and on-chip debug.
For engineers reviewing the R5F104GDGNA#20 datasheet, R5F104GDGNA#20 pinout, R5F104GDGNA#20 application, or R5F104GDGNA#20 equivalent, key selection criteria include industrial-temperature operation, 48-pin HWQFN footprint compatibility, integrated data flash rewrite capability (1M cycles), and support for real-time clock with calendar/alarm functions in resource-constrained embedded control designs.
Technical Context
The RL78/G14 core implements a 3-stage CISC pipeline with configurable instruction timing (0.03125 µs @32 MHz to 30.5 µs @32.768 kHz) and supports multiply/divide/accumulate instructions. Its memory subsystem includes separate code flash (128 KB, 1 KB blocks) and data flash (8 KB, background operation enabled) with security lock and self-programming via boot swap.
Peripheral integration centers on event-driven architecture: the Event Link Controller (ELC) routes 19–26 event signals to peripherals without CPU intervention, while the Data Transfer Controller (DTC) enables chain transfers triggered by interrupts. Analog subsystem includes 10-bit ADC with internal 1.45 V reference and temperature sensor, plus dual 8-bit DAC outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz (44 DMIPS), with high-accuracy on-chip oscillator (±1.0% over -20 to +85°C) |
| Memory Configuration | 128 KB code flash (1 KB erase blocks), 8 KB data flash (1M write cycles), 12 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD active |
| Analog Peripherals | 10-bit ADC (16 input channels, internal 1.45 V ref, temp sensor); dual 8-bit DAC (0–VDD output) |
| Serial Interfaces | 3× UART/LIN, 3–8× CSI (SPI-compatible), 4–10× I²C/simplified I²C |
| Timers & Clock | 12× 16-bit timers (TAU/TIMER-RJ/RD/RG), 12-bit interval timer, calendar RTC (99-year), watchdog |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trace clock A - supports asynchronous comms and debug timing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; trace clock B - enables full-duplex UART and trace synchronization |
| P10–P17 | CSI1/SPI1, I²C1, UART2, TRDIOx, IVREF/IVCMP | Multiplexed serial and analog comparator interface - allows flexible peripheral assignment via PIOR registers |
| P20–P27 | ANI0–ANI7 / AVREFP/AVREFM / ANO0/ANO1 | 8-channel analog input with dedicated reference pins and 2-channel analog output - supports precision sensing and actuation |
| P30–P31 | INTP3/RTC1HZ/SCK00, INTP4/TI03/TO03/PCLBUZ0 | Real-time clock interrupt output and buzzer-capable timer I/O - enables low-power timekeeping and audible feedback |
| P50–P51 | SI00/RxD0/SDA00/TRGIOA, SO00/TxD0/TOOLTxD/TRGIOB | Secondary UART/SPI/I²C channel with debug tool interface - provides dual-protocol comms and JTAG/SWD access |
| P60–P62 | SCLA0/SDAA0/SSI00 | I²C master/slave and synchronous serial interface - supports multi-device bus communication and sensor interfacing |
| P121–P122 | X1 / X2/EXCLK | Crystal oscillator inputs for precise timing - enables ±20 ppm accuracy with external 32.768 kHz crystal |
| RESET / REGC / VDD / VSS | Reset input / Regulator capacitor / Power / Ground | Hardware reset with brown-out detection; on-chip LDO requires 0.47–1 µF REGC-to-VSS decoupling |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation modes | HALT (1.23 μA), STOP (0.60 μA w/ RTC+LVD), SNOOZE (fast wake-up from low-power sleep) |
| Data flash background operation (BGO) | Execute code from flash while rewriting data flash - enables seamless firmware updates without interruption |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events - eliminates CPU polling and reduces latency for time-critical tasks |
| On-chip debug with flash shield window | Secure debugging with programmable memory protection - prevents unauthorized access during development and field updates |
| Dual independent voltage references | Internal 1.45 V ref for ADC + selectable external ref - ensures stable analog measurements across supply variations |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: Brushless DC motor commutation with current sensing and thermal monitoring in HVAC blowers. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, sampling 10-bit ADC at 100 kSPS, generating PWM via TAU timers, and managing LIN bus diagnostics. Use Value: 0.60 μA STOP mode extends battery life in backup power scenarios; integrated DAC drives gate driver bias; RTC logs operational hours. |
Use Scenario: Residential electricity meter with tariff switching, tamper detection, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC interface, EEPROM emulation via data flash, real-time billing calculation, and secure firmware updates. Use Value: 8 KB data flash endurance (1M cycles) ensures 10+ years of daily tariff writes; ±1.0% oscillator accuracy meets IEC 62053-21 Class 0.5S timing requirements. |
| Automotive Body Electronics | Medical Portable Devices |
|
Use Scenario: Door module controlling window lift, mirror adjustment, and LED lighting with LIN slave functionality. IC Role / Device Role / Timing Role: LIN-compliant node with UART/LIN transceiver interface, PWM dimming control, and wake-on-LIN event handling. Use Value: -40 to +105°C operation meets AEC-Q100 Grade 2; SNOOZE mode enables <10 μs wake-up from LIN header detection; on-chip LVD monitors 12 V supply dips. |
Use Scenario: Battery-powered glucose monitor with electrochemical sensor interface and BLE host processing. IC Role / Device Role / Timing Role: Sensor signal conditioner (10-bit ADC + temp sensor), data logger (data flash BGO), and BLE protocol stack co-processor. Use Value: 66 μA/MHz efficiency extends single-CR2032 battery life to >12 months; internal 1.45 V reference stabilizes sensor readings across temperature; RTC timestamps test results. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GEGNA#20 | Same 48-pin HWQFN package, but 96 KB flash / 12 KB RAM / 8 KB data flash; identical peripheral set and temperature grade | Lower code density requirement; suitable for cost-sensitive designs with <96 KB firmware footprint | Select when firmware size permits reduction without sacrificing RAM or data flash capacity |
| R5F104GLGNA#20 | Same 48-pin HWQFN package, but 384 KB flash / 32 KB RAM / 8 KB data flash; otherwise identical architecture and peripherals | High-complexity firmware with RTOS, multiple communication stacks, or large lookup tables | Choose when future firmware expansion or feature-rich applications require >128 KB code space |
Compared with R5F104GEGNA#20 and R5F104GLGNA#20, the R5F104GDGNA#20 provides optimal balance of flash (128 KB), RAM (12 KB), and industrial temperature range (-40 to +105°C) for mid-tier embedded control-avoiding under-provisioning of code space while maintaining cost efficiency over higher-density variants.
Availability
R5F104GDGNA#20 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, automotive body electronics, medical portable devices, and battery-powered IoT edge nodes requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104GDGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose embedded control-designed to replace legacy 8/16-bit MCUs with enhanced integration, robust industrial qualification, and simplified migration paths.
FAQ
What is the maximum operating temperature specification for the R5F104GDGNA#20?
The R5F104GDGNA#20 is rated for industrial operation from -40°C to +105°C, confirmed by Renesas' G-grade qualification. This specification applies across all operating voltages (1.6–5.5 V) and functional modes including STOP with RTC active. The device meets JEDEC JESD22-A108F for extended temperature reliability testing.
Does the R5F104GDGNA#20 support in-system programming via its built-in debug interface?
Yes, the R5F104GDGNA#20 supports full in-system programming using the on-chip debug function via the SWD interface. It enables flash erase/write, breakpoint setting, and real-time variable monitoring without external programmers. Flash shield window and block erase prohibition provide configurable security during field updates.
How many analog input channels does the R5F104GDGNA#20 support, and what is the ADC resolution?
The R5F104GDGNA#20 integrates a 10-bit successive-approximation ADC with up to 16 analog input channels (ANI0–ANI15, plus ANI16–ANI19 on specific pins). It supports internal 1.45 V reference and external reference selection, with conversion time as low as 1.2 μs per sample at 10-bit resolution.
Can the R5F104GDGNA#20 operate from a single 1.8 V supply, and what features remain functional?
Yes, the R5F104GDGNA#20 operates from 1.6 V to 5.5 V. At 1.8 V, all core functions-including 32 MHz operation (via high-speed on-chip oscillator), 128 KB flash execution, 10-bit ADC (with internal reference), RTC, and UART-are fully functional. LVD remains active down to 1.6 V with selectable trip points.
What packaging and lead finish does the R5F104GDGNA#20 use, and is it RoHS compliant?
The R5F104GDGNA#20 uses a 48-pin HWQFN package (7 × 7 mm, 0.5 mm pitch) with matte tin lead finish. It is RoHS compliant and halogen-free per Renesas standard specifications. The exposed die pad must be soldered to a VSS-connected thermal pad for optimal thermal and electrical performance.
R5F104GDGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GDGNA#20 FAQ
1.How can I place an order for R5F104GDGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GDGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GDGNA#20 reliable?
The price and inventory of R5F104GDGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GDGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104GDGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GDGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GDGNA#20?
R5F104GDGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GDGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GDGNA#20?
For technical support, including R5F104GDGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GDGNA#20 requirements.
6.How does Aetrix verify that R5F104GDGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104GDGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GDGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104GDGNA#20?
All R5F104GDGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GDGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GDGNA#20 part is unused and in its original packaging.
Return procedure for R5F104GDGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GDGNA#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
