Renesas R5F104GGAFB#10
- Part No.:
- R5F104GGAFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GGAFB#10.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,998
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GGAFB#10 from Renesas is a 48-pin LFQFP, 96 KB flash, 12 KB RAM RL78/G14 16-bit microcontroller with ultra-low-power operation (66 μA/MHz), 1.6–5.5 V supply, and integrated RTC, 10-bit ADC (16 ch), UART/SPI/I²C interfaces, and 16-bit timers - deployed in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104GGAFB#10 datasheet, R5F104GGAFB#10 pinout, R5F104GGAFB#10 application, or R5F104GGAFB#10 equivalent, key selection criteria include its -40°C to +105°C industrial temperature grade (G), 0.5 mm pitch LFQFP-48 package, on-chip debug support, and BGO-capable 4 KB data flash for firmware updates without halting execution.
Technical Context
The R5F104GGAFB#10 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem integrates 96 KB code flash (1 KB block size), 4 KB data flash with background operation (BGO), and 12 KB SRAM.
Peripheral integration includes 16-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, dual UART/LIN channels, up to 10 I²C/Simplified I²C interfaces, 12× 16-bit timer channels (TAU/Timer RJ/RD/RG), real-time clock with calendar and alarm, and Event Link Controller (ELC) for hardware-triggered peripheral chaining.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash with 1 KB erase blocks, security lock, and self-programming capability |
| Data Flash | 4 KB with background operation (BGO), 1M write cycles, 1.8–5.5 V rewrite voltage |
| RAM | 12 KB on-chip SRAM, including dedicated areas for flash library use (start address FE900H) |
| ADC | 10-bit resolution, 16 analog input channels, internal 1.45 V reference, and integrated temperature sensor |
| Operating Temp | -40°C to +105°C (industrial G-grade), qualified for extended thermal cycling in harsh environments |
| Supply Voltage | 1.6 V to 5.5 V single supply - enables direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V peripherals |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), lead-free, RoHS-compliant, industrial-grade (G) marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal oscillator input | Connects to 32.768 kHz tuning-fork crystal for RTC accuracy and low-power standby timing |
| P122 / X2 / EXCLK | Crystal oscillator output / external clock input | Drives external crystal; also accepts external clock source up to 20 MHz for system clock flexibility |
| P137 / INTP0 | External interrupt input 0 | Dedicated wake-up pin with configurable edge sensitivity for low-latency event response |
| P30 / INTP3 / RTC1HZ / SCK00 / SCL00 | Multi-function pin (interrupt, RTC output, SPI/I²C clock) | Provides 1 Hz RTC tick signal while simultaneously serving as master clock for SPI or I²C peripheral |
| P60 / SCLA0 | I²C bus clock line (channel 0) | Open-drain output with internal pull-up option; supports standard/fast-mode I²C up to 400 kHz |
| P61 / SDAA0 | I²C bus data line (channel 0) | Open-drain bidirectional data line; compatible with mixed-voltage I²C systems via level-shifting design |
| P16 / TI01 / TO01 / INTP5 / TRDIOC0 / IVREF0 | Timer input/output / interrupt / comparator reference | Enables PWM generation, input capture, and analog reference routing - reduces external component count |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 µF ceramic capacitor to VSS for stable on-chip voltage regulator performance |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP/SNOOZE modes | 0.60 µA RTC+LVD operation enables >10-year battery life in metering applications |
| Background Data Flash Operation (BGO) | Allows full CPU execution from code flash while rewriting data flash - no runtime interruption |
| Event Link Controller (ELC) | Hardware-based peripheral triggering eliminates CPU polling and ISR overhead for time-critical sequences |
| On-chip voltage detector (LVD) | 14-level programmable reset/interrupt threshold ensures reliable brown-out protection across supply ranges |
| Different-potential I/O interface | Supports direct connection to 1.8 V, 2.5 V, or 3 V logic without external level shifters |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered environmental sensor collecting temperature, humidity, and pressure at 1-minute intervals. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, RTC-scheduled wake-up, low-power sleep management, and UART-based wireless transmission. Use Value: 0.60 µA STOP mode with RTC active extends CR2032 battery life beyond 5 years; 10-bit ADC with internal reference eliminates external precision references. |
Use Scenario: Residential electricity meter requiring tamper detection, pulse counting, and secure firmware updates. IC Role / Device Role / Timing Role: System-on-chip managing metrology interface, EEPROM emulation via data flash, LIN communication with display module, and secure boot verification. Use Value: 4 KB data flash with 1M write endurance enables robust firmware update logging; LVD with 14 thresholds prevents corruption during grid voltage sags. |
| Programmable Logic Controller (PLC) I/O Module | Automated Test Equipment (ATE) Front-End |
Use Scenario: DIN-rail mounted I/O expansion module handling 8-channel digital input and 4-channel relay output control. IC Role / Device Role / Timing Role: Real-time I/O coordinator using ELC-triggered timer capture for precise edge timing and DTC-assisted GPIO state transfers. Use Value: ELC eliminates software latency in input sampling; 16-bit TAU timers provide sub-microsecond resolution for pulse-width measurement. |
Use Scenario: Modular ATE fixture controlling solenoid actuators, reading thermocouple signals, and synchronizing test sequences. IC Role / Device Role / Timing Role: Precision timing hub managing multi-channel 10-bit ADC sampling, PWM-driven actuator control, and UART command parsing with LIN protocol support. Use Value: Integrated LIN transceiver interface reduces BOM cost; 32 MHz max clock with 0.03125 µs instruction cycle enables tight loop timing for closed-loop control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFB#10 | Same package and pinout; upgraded to 128 KB flash and 16 KB RAM | Better suited for applications requiring larger firmware footprint or additional data buffering | Select when future firmware growth or enhanced data logging is anticipated |
| R5F104GFDFB#10 | Same 96 KB flash and 12 KB RAM, but D-grade (-40°C to +85°C) and LQFP-48 (0.8 mm pitch) | Targeted at commercial/industrial ambient environments without extended temperature requirements | Choose for cost-sensitive designs where +105°C operation is unnecessary and board layout allows 0.8 mm pitch |
Compared with R5F104GGAFB#10, R5F104GHAFB#10 offers headroom for feature-rich firmware, while R5F104GFDFB#10 trades industrial temperature range and fine-pitch packaging for lower assembly cost - enabling tiered product variants from a common schematic base.
Availability
R5F104GGAFB#10 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and automotive-qualified traceability.
Supply support for R5F104GGAFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/G14 family delivers true low-power performance for general-purpose industrial control, targeting applications needing high integration, extended temperature operation, and robust firmware update capabilities - all within a cost-optimized 16-bit platform.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104GGAFB#10?
The R5F104GGAFB#10 operates up to 32 MHz with a typical active current of 66 μA per MHz at VDD = 3.3 V and TA = 25°C. At full speed, this yields ~2.1 mA total active current. Its ultra-low-power HALT and STOP modes reduce current to 0.60 μA (RTC + LVD only), making it ideal for intermittent-sensing applications.
Does the R5F104GGAFB#10 support in-system programming and secure firmware updates?
Yes, the R5F104GGAFB#10 supports full in-system programming via on-chip debug interface and includes flash shield window, block erase prohibition, and boot swapping - enabling secure, field-upgradable firmware with anti-rollback protection. The 4 KB data flash supports background operation (BGO) so updates occur without halting application code.
What are the key differences between the R5F104GGAFB#10 and R5F104GHAFB#10?
The R5F104GGAFB#10 and R5F104GHAFB#10 share identical 48-pin LFQFP-0.5 mm package, pinout, and peripheral set, but differ in memory: R5F104GGAFB#10 has 96 KB flash / 12 KB RAM, while R5F104GHAFB#10 upgrades to 128 KB flash / 16 KB RAM. Both are G-grade (-40°C to +105°C) and pin-compatible.
Can the R5F104GGAFB#10 interface directly with 1.8 V I²C peripherals?
Yes - the R5F104GGAFB#10 supports different-potential I/O operation. Its I²C pins (e.g., P60/SCLA0 and P61/SDAA0) tolerate 1.8 V logic levels and can be configured with open-drain outputs and internal pull-ups, enabling direct connection to 1.8 V I²C slaves without external level shifters.
What debug and development tools are officially supported for the R5F104GGAFB#10?
Renesas provides full toolchain support for the R5F104GGAFB#10, including CS+ IDE with compiler and debugger, E2 emulator Lite for on-chip debugging, and Renesas Flash Programmer for production programming. Third-party tools like IAR Embedded Workbench and SEGGER J-Link are also certified for use with this device.
R5F104GGAFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GGAFB#10 FAQ
1.How can I place an order for R5F104GGAFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GGAFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GGAFB#10 reliable?
The price and inventory of R5F104GGAFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GGAFB#10 is usually 5 days.
3.What payment methods are accepted for R5F104GGAFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GGAFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GGAFB#10?
R5F104GGAFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GGAFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GGAFB#10?
For technical support, including R5F104GGAFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GGAFB#10 requirements.
6.How does Aetrix verify that R5F104GGAFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F104GGAFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GGAFB#10 meets industry standards.
7.What is the process for return or replacement of R5F104GGAFB#10?
All R5F104GGAFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GGAFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GGAFB#10 part is unused and in its original packaging.
Return procedure for R5F104GGAFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GGAFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

