Renesas R5F104GGAFB#V0
- Part No.:
- R5F104GGAFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GGAFB#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,261
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GGAFB#V0 from Renesas is a 48-pin LFQFP, 0.5 mm pitch, industrial-grade (−40°C to +105°C) RL78/G14 16-bit MCU with 96 KB flash, 12 KB RAM, and 8 KB data flash. It delivers 44 DMIPS at 32 MHz, operates from 1.6–5.5 V, and achieves 66 μA/MHz active current and 0.60 μA RTC-only standby-targeting battery-powered industrial sensors and motor control interfaces.
For engineers reviewing the R5F104GGAFB#V0 datasheet, R5F104GGAFB#V0 pinout, R5F104GGAFB#V0 application, or R5F104GGAFB#V0 equivalent, key selection criteria include its integrated 10-bit ADC (20-channel), dual UART/LIN support, real-time clock with calendar, low-power STOP/HALT modes, and hardware DTC/ELC for deterministic peripheral triggering in resource-constrained embedded systems.
Technical Context
The R5F104GGAFB#V0 implements the RL78 CPU core-a CISC architecture with 3-stage pipeline, configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz), and multiply/divide/accumulate instructions. Its memory subsystem includes 96 KB on-chip code flash (1 KB block size, security-protected erase), 8 KB data flash with background operation (BGO), and 12 KB RAM.
Peripherals are orchestrated via Event Link Controller (ELC) supporting up to 26 event sources and Data Transfer Controller (DTC) with chain transfer. Clocking uses a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable), complemented by external crystal support (X1/X2, XT1/XT2) and subsystem clocks for RTC and LVD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash with 1 KB erase blocks, security lock, and self-programming |
| Data Flash | 8 KB with background operation (BGO), 1M rewrite cycles, 1.8–5.5 V programming |
| RAM | 12 KB on-chip SRAM for variables, stack, and flash library execution |
| ADC | 10-bit resolution, 20 input channels, internal 1.45 V reference and temperature sensor |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD), SNOOZE for selective wake-up |
| Operating Voltage | 1.6–5.5 V single supply enables direct Li-ion or multi-cell battery interface |
| Temperature Range | −40°C to +105°C (G-grade), qualified for industrial motor drives and HVAC controls |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade thermal performance (θJA = 45°C/W typical).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock input; supports asynchronous serial and timing capture |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive, timer output, and debug clock output; enables full-duplex comms and synchronized peripherals |
| P10–P17 | CSI/UART/I²C/SCL/SDA/TRDIx | Multiplexed serial interfaces (3× CSI, 4× UART/LIN, 10× I²C) with flexible pin assignment via PIOR registers |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM | 8-channel analog input bank with dedicated voltage references for precision 10-bit ADC measurements |
| P30–P31 | INTP3 / RTC1HZ / INTP4 / PCLBUZ0 | Dedicated RTC interrupt and buzzer output; enables time-triggered firmware scheduling without CPU load |
| P121/P122 | X1 / X2 / EXCLK | Crystal oscillator inputs (32.768 kHz or 1–20 MHz) and external clock input for precise timing or low-jitter clock tree |
| RESET | Active-low reset input | Asynchronous reset with internal POR and programmable LVD (14 levels) for robust brown-out recovery |
| REGC | Regulator capacitor terminal | Requires 0.47–1 μF capacitor to VSS for stable internal voltage regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power operation | 0.60 μA STOP mode with RTC + LVD active enables >10-year battery life in metering applications |
| Hardware event routing | ELC links 26 peripheral events directly to functions (e.g., ADC trigger → DMA transfer), eliminating CPU polling |
| Background data flash write | BGO allows full-speed program execution while rewriting 8 KB data flash-critical for firmware-over-the-air updates |
| Flexible serial connectivity | 4 UART/LIN channels (1 with LIN physical layer), 10 I²C, and 3 CSI enable mixed-protocol sensor networks |
| Integrated safety functions | On-chip LVD (14-level interrupt/reset), watchdog timer with dedicated low-speed oscillator, and flash security lock |
| Real-time clock with calendar | RTC supports 99-year calendar, alarm, and auto-correction-enables timestamped logging without external RTC IC |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: Closed-loop BLDC motor drive in HVAC blowers with speed regulation, fault detection, and commutation timing. IC Role / Device Role / Timing Role: Main controller executing FOC algorithms, managing gate drivers via PWM outputs, and sampling current/voltage via 10-bit ADC. Use Value: 44 DMIPS processing headroom, 20-channel ADC for multi-phase sensing, and STOP-mode wakeup on Hall sensor edge ensures responsive, low-latency control. |
Use Scenario: DIN-rail energy meter with kWh accumulation, tamper detection, and RS-485 communication to utility gateway. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations, RTC-based billing intervals, secure data storage, and isolated UART interface. Use Value: 8 KB data flash stores 10+ years of tariff logs with BGO; −40°C to +105°C rating ensures reliability in outdoor enclosures. |
| Wireless Sensor Node Hub | Automotive Body Control Module |
|
Use Scenario: Battery-powered Zigbee/Z-Wave hub aggregating temperature, humidity, and occupancy data from multiple sub-GHz nodes. IC Role / Device Role / Timing Role: Central coordinator managing RF transceiver SPI interface, local sensor ADC reads, and low-power sleep/wake scheduling. Use Value: 0.60 μA STOP mode extends CR2032 life to 5+ years; ELC-triggered ADC sampling on RF packet arrival eliminates wake latency. |
Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN communication to master ECU. IC Role / Device Role / Timing Role: LIN slave node executing position feedback, PWM dimming, and diagnostic reporting over LIN bus. Use Value: Integrated LIN transceiver support (UART + slew-rate control), 12 KB RAM for CAN/LIN protocol stacks, and G-grade temp range meet automotive body requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFB#V0 | 128 KB flash, 16 KB RAM, same 48-pin LFQFP package and peripheral set | Required when firmware exceeds 96 KB or additional RAM needed for complex protocol stacks | Select for future-proofing firmware growth without PCB redesign |
| R5F104GGAFP#V0 | Same flash/RAM specs but 44-pin LQFP (10×10 mm, 0.8 mm pitch), different pin count and layout | Used where board space permits larger footprint but requires new layout due to pin count and pitch mismatch | Choose only if legacy 44-pin design reuse is mandatory; not pin-compatible |
Compared with R5F104GHAFB#V0, the R5F104GGAFB#V0 trades flash/RAM headroom for cost-sensitive deployments, while R5F104GGAFP#V0 offers identical functionality in a non-interchangeable package-making the #V0 variant optimal for compact, high-volume industrial boards needing exact 48-pin LFQFP fit.
Availability
R5F104GGAFB#V0 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, and wireless sensor node hub designs requiring stable component supply across extended product lifecycles.
Supply support for R5F104GGAFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications-delivering high integration, robustness, and toolchain maturity for rapid development of industrial and consumer control systems.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104GGAFB#V0?
The R5F104GGAFB#V0 operates at up to 32 MHz using its high-speed on-chip oscillator and delivers 44 DMIPS at that frequency. This performance level is confirmed in the RL78/G14 datasheet (R01DS0053EJ0340) and reflects the core's 3-stage pipeline efficiency under standard test conditions with optimized compiler settings.
Does the R5F104GGAFB#V0 support LIN bus communication, and which pins are used?
Yes, the R5F104GGAFB#V0 supports LIN bus communication through its UART peripherals-specifically UART0, UART1, UART2, and UART3-with built-in LIN break detection and sync field generation. Pins P00 (TxD1), P01 (RxD1), P13 (TxD2), and P14 (RxD2) are commonly configured for LIN transceiver interfacing, per section 1.3.6 of the R5F104GGAFB#V0 datasheet.
What are the memory configuration details-flash, data flash, and RAM-for the R5F104GGAFB#V0?
The R5F104GGAFB#V0 integrates 96 KB of code flash memory, 8 KB of data flash memory, and 12 KB of on-chip RAM. These values are explicitly listed in Table 1-1 of the RL78/G14 datasheet (R01DS0053EJ0340) under the "R5F104xG" row for 48-pin devices, confirming allocation for this exact part number.
Is the R5F104GGAFB#V0 qualified for industrial temperature range, and what is the specified range?
Yes, the R5F104GGAFB#V0 carries the 'G' grade suffix, indicating qualification for −40°C to +105°C ambient operating temperature-explicitly designated for industrial applications per Renesas ordering information (Section 1.2). This rating is validated across electrical parameters including ADC accuracy, oscillator stability, and flash endurance.
How does the R5F104GGAFB#V0 implement low-power operation, and what are the key current figures?
The R5F104GGAFB#V0 achieves ultra-low power via HALT (66 μA/MHz), STOP (0.60 μA with RTC + LVD active), and SNOOZE modes. These values are measured at VDD = 3.3 V and TA = 25°C per Section 1.1 of the datasheet, enabling multi-year battery life in metering and sensor applications without compromising real-time responsiveness.
R5F104GGAFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GGAFB#V0 FAQ
1.How can I place an order for R5F104GGAFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GGAFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GGAFB#V0 reliable?
The price and inventory of R5F104GGAFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GGAFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F104GGAFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GGAFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GGAFB#V0?
R5F104GGAFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GGAFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GGAFB#V0?
For technical support, including R5F104GGAFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GGAFB#V0 requirements.
6.How does Aetrix verify that R5F104GGAFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104GGAFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GGAFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F104GGAFB#V0?
All R5F104GGAFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GGAFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GGAFB#V0 part is unused and in its original packaging.
Return procedure for R5F104GGAFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GGAFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

