Renesas R5F104GHANA#20
- Part No.:
- R5F104GHANA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GHANA#20.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GHANA#20 from Renesas is a 48-pin HWQFN-packaged RL78/G14 16-bit microcontroller with 128 KB flash, 16 KB RAM, and 8 KB data flash, operating at 32 MHz (44 DMIPS), supporting ultra-low-power modes (0.60 μA RTC+LVD), 10-bit ADC (16 channels), UART/SPI/I²C interfaces, and real-time clock - deployed in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104GHANA#20 datasheet, R5F104GHANA#20 pinout, R5F104GHANA#20 application, or R5F104GHANA#20 equivalent, key selection criteria include its -40°C to +105°C industrial-grade temperature range (G-suffix), 48-pin 0.5 mm pitch HWQFN package, integrated data flash rewrite capability (1M cycles), and hardware event linking via ELC for deterministic peripheral coordination.
Technical Context
The R5F104GHANA#20 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), plus multiply/divide/accumulate instructions and 1 MB address space. It integrates a Data Transfer Controller (DTC) with chain transfer and background operation during data flash rewriting.
Its peripheral set includes Timer Array Unit (TAU) with 8 channels, 12-bit interval timer, calendar-equipped RTC, watchdog timer, and Event Link Controller (ELC) enabling direct hardware-triggered peripheral activation without CPU intervention - critical for low-latency industrial timing and power-constrained wake-up sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash / Data Flash / RAM | 128 KB code flash, 8 KB data flash (1M rewrite cycles), 16 KB SRAM |
| Operating Voltage / Temp | 1.6–5.5 V supply; -40°C to +105°C ambient (industrial G-grade) |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD active), SNOOZE |
| Analog Peripherals | 10-bit ADC (16 input channels, internal 1.45 V ref, temp sensor), 8-bit DAC (2 ch) |
| Serial Interfaces | 3× UART/LIN, 3–8× CSI (SPI-compatible), 4–10× I²C/simplified I²C |
| Timers & Clock | 8× 16-bit TAU timers, 1× 12-bit interval timer, calendar RTC, 1× WDT |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS. Pin functions validated per Renesas R01DS0053EJ0370 Rev. 3.70, Section 1.3.6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 / P01 | TxD1/RxD1 / TO00/RxD1 | Full-duplex UART1 interface with timer output capture; supports TRGCLKA/B for synchronized peripheral triggering |
| P10–P17 | SPI/I²C/UART/ADC/Comparator I/O | Multiplexed serial and analog functions; configurable via PIOR0/1 registers for flexible peripheral routing |
| P20–P27 | ANI0–ANI7 / AVREFP/M / ANO0/1 | 8-channel analog input bank with dedicated reference pins and dual analog outputs for closed-loop control |
| P30 / P31 | INTP3 / TI03/TO03/INTP4 | RTC1HZ output and external interrupt/timer I/O for low-jitter wake-up and pulse measurement |
| P50 / P51 | SI00/RxD0 / SO00/TxD0 | UART0 debug interface with TOOLRxD/TOOLTxD support; compatible with Renesas E2 emulator |
| P60–P62 | SCLA0 / SDAA0 / SSI00 | I²C master/slave bus (SCLA0/SDAA0) and synchronous serial interface for sensor expansion |
| P121 / P122 | X1 / X2/EXCLK | Crystal oscillator inputs for high-accuracy 32.768 kHz RTC or 1–20 MHz system clock |
| RESET / REGC / VDD / VSS | Reset / Regulator capacitor / Power | REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS pair supports decoupling for noise-sensitive analog operation |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming flash | Boot swapping and flash shield window enable secure firmware updates without external programmer |
| Background data flash write | BGO allows CPU to execute code from flash while rewriting data flash - essential for logging without interruption |
| Event Link Controller (ELC) | Links 19–26 peripheral events (e.g., ADC EOC → DMA trigger) in hardware, eliminating ISR latency |
| Ultra-low-power STOP mode | 0.60 μA retention with RTC alarm and LVD monitoring - enables multi-year battery life in remote sensors |
| Hardware CRC calculator | Dedicated module accelerates checksum computation for firmware integrity verification and communication protocols |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
Use Scenario: Compact BLDC motor driver with current sensing, commutation logic, and field-oriented control loop. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via TAU timers, and sampling current via 10-bit ADC with internal reference. Use Value: 44 DMIPS processing headroom and deterministic ELC-triggered ADC-to-PWM response (<1 µs jitter) ensure precise torque regulation. | Use Scenario: DIN-rail mounted electricity meter with tariff switching, tamper detection, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations, RTC-based billing intervals, and isolated UART communication stack. Use Value: Calendar RTC with alarm and 8 KB data flash (1M cycles) reliably store 10+ years of consumption logs without external EEPROM. |
| Wireless Sensor Node | Factory Automation I/O Module |
Use Scenario: Battery-powered vibration/temperature node transmitting data via BLE or Sub-GHz RF transceiver. IC Role / Device Role / Timing Role: Low-power host MCU managing sensor polling, data preprocessing, and RF interface timing via SNOOZE mode and RTC wake-up. Use Value: 0.60 μA STOP mode with RTC alarm extends CR2032 battery life beyond 5 years; HWQFN package enables compact PCB layout. | Use Scenario: Modular digital input/output terminal block with isolation, diagnostics, and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O state manager using UART with LIN support for diagnostics and TAU timers for pulse-width measurement on inputs. Use Value: 3× UART with LIN compliance simplifies integration into automotive-grade industrial networks; -40°C to +105°C rating ensures reliability in control cabinets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFB#30 | Same core, flash, RAM; differs in package (48-pin LFQFP, 0.5 mm pitch) and packaging spec (#30 tape vs #20 tray) | LFQFP preferred for manual soldering or legacy board compatibility; HWQFN offers better thermal performance and smaller footprint | Select R5F104GHAFB#30 only if LFQFP footprint exists or reflow process lacks HWQFN capability |
| R5F104GLANA#20 | Higher memory: 384 KB flash, 32 KB RAM, same 48-pin HWQFN package and G-temp grade | Required for complex protocol stacks (e.g., full Modbus TCP + web server) or extended data logging buffers | Choose R5F104GLANA#20 when application exceeds 128 KB flash or needs >16 KB RAM for real-time buffering |
Compared with R5F104GHANA#20, R5F104GHAFB#30 trades HWQFN thermal efficiency for easier assembly, while R5F104GLANA#20 scales memory for feature-rich firmware - both retain identical peripheral sets, ELC functionality, and low-power behavior.
Availability
R5F104GHANA#20 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, wireless sensor nodes, and factory automation I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104GHANA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained industrial control systems - emphasizing ultra-low standby current, integrated analog, and hardware-accelerated peripheral coordination.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104GHANA#20?
The R5F104GHANA#20 operates at up to 32 MHz with a measured performance of 44 DMIPS. This value is derived from the RL78 CPU core's 3-stage pipeline architecture and confirmed in Renesas documentation R01DS0053EJ0370. The device achieves this performance within its 1.6–5.5 V supply range and supports dynamic clock switching between high-speed on-chip oscillator frequencies (1–64 MHz).
Does the R5F104GHANA#20 support background data flash rewriting while executing application code?
Yes, the R5F104GHANA#20 supports Background Operation (BGO) for data flash. Instructions can be executed from program memory while rewriting the 8 KB data flash - verified in Section 1.1 of R01DS0053EJ0370. This enables uninterrupted real-time operation during firmware parameter updates or data logging, with guaranteed 1,000,000 rewrite cycles at VDD = 1.8–5.5 V.
What is the industrial temperature grade and package type of the R5F104GHANA#20?
The R5F104GHANA#20 carries the 'G' suffix indicating an industrial temperature grade of -40°C to +105°C, and uses a 48-pin HWQFN package (7 × 7 mm, 0.5 mm pitch) with exposed die pad. This is explicitly defined in Table 1-1 and Figure 1-1 of R01DS0053EJ0370, and the '#20' denotes tray packaging per Renesas specification.
How many analog input channels and what ADC resolution does the R5F104GHANA#20 provide?
The R5F104GHANA#20 integrates a 10-bit successive approximation ADC with up to 16 analog input channels (ANI0–ANI18, excluding reserved pins), as specified in Section 1.1 "A/D Converter" of R01DS0053EJ0370. It includes internal 1.45 V reference voltage and on-chip temperature sensor, supporting single-ended and differential measurements across the full 1.6–5.5 V supply range.
Can the R5F104GHANA#20 directly replace the R5F104GHAFB#30 in an existing design?
No, the R5F104GHANA#20 and R5F104GHAFB#30 are not pin-compatible replacements: the former uses a 48-pin HWQFN package while the latter uses 48-pin LFQFP. Though both share identical electrical specifications, peripherals, and memory, their land patterns, thermal pads, and mechanical dimensions differ. Board redesign is required to migrate from LFQFP to HWQFN - refer to Renesas package drawings PWQN0048KB-A (HWQFN) vs PLQP0048KF-A (LFQFP).
R5F104GHANA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GHANA#20 FAQ
1.How can I place an order for R5F104GHANA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GHANA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GHANA#20 reliable?
The price and inventory of R5F104GHANA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GHANA#20 is usually 5 days.
3.What payment methods are accepted for R5F104GHANA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GHANA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GHANA#20?
R5F104GHANA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GHANA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GHANA#20?
For technical support, including R5F104GHANA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GHANA#20 requirements.
6.How does Aetrix verify that R5F104GHANA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104GHANA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GHANA#20 meets industry standards.
7.What is the process for return or replacement of R5F104GHANA#20?
All R5F104GHANA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GHANA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GHANA#20 part is unused and in its original packaging.
Return procedure for R5F104GHANA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GHANA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

