My Inquiry
My Account
Renesas R5F104GHGFB#10
- Part No.:
- R5F104GHGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GHGFB#10.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 48LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GHGFB#10 from Renesas is a 48-pin LFQFP, industrial-grade (−40°C to +105°C) RL78/G14 16-bit MCU with 128 KB flash, 16 KB RAM, and 8 KB data flash. It delivers 44 DMIPS at 32 MHz, operates from 1.6–5.5 V, and achieves 66 μA/MHz active current and 0.60 μA RTC+LVD standby-targeted for battery-powered industrial control and sensor interface applications.
For engineers reviewing the R5F104GHGFB#10 datasheet, R5F104GHGFB#10 pinout, R5F104GHGFB#10 application, or R5F104GHGFB#10 equivalent, key selection criteria include its integrated 10-bit 20-channel ADC, dual UART/LIN support, real-time clock with calendar, low-power STOP/HALT/SNOOZE modes, and hardware DTC/ELC for deterministic peripheral event handling without CPU intervention.
Technical Context
The R5F104GHGFB#10 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a high-accuracy ±1.0% on-chip oscillator (selectable 1–64 MHz), 19–26-event ELC routing, and background operation (BGO) for concurrent code execution during data flash rewriting.
Its peripheral set includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, watchdog timer, two 8-bit DAC outputs (0–VDD), two comparators with window mode, and simplified SPI/CSI (up to 8 channels), UART/LIN (4 channels), and I²C (10 channels)-all accessible via flexible I/O redirection registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/accumulate instructions |
| Max Operating Frequency | 32 MHz (44 DMIPS); supports ultra-low-speed 32.768 kHz subsystem clock |
| Memory | 128 KB code flash (1 KB blocks), 8 KB data flash (1M rewrite cycles), 16 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit 20-channel ADC (VDD-referenced), two 8-bit DACs (0–VDD output), two comparators |
| Timers & Clock | TAU (8 channels), Timer RJ (1), RD (2), RG (1), 12-bit interval timer, RTC with calendar/alarm |
| Serial Interfaces | 4 UART/LIN, 10 I²C/simplified I²C, up to 8 CSI/SPI channels |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), industrial temperature grade (−40°C to +105°C), lead-free and RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART1 transmit; timer input; trace clock A - supports asynchronous comms and debug timing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART1 receive; timer output; trace clock B - enables full-duplex UART with hardware timing capture |
| P10–P17 | CSI1/SI11/SDA11/SO11/SCL11/TRDIOD1–TRDIOA0 | Multiplexed serial interfaces (SPI/I²C) and TRDIO group - allows flexible peripheral assignment via PIOR registers |
| P120–P147 | VCOUT0/VCOUT1/ANI19/ANI18 | Comparator output and analog inputs - supports voltage monitoring and sensor signal acquisition |
| P30–P31 | INTP3/RTC1HZ/SCK00 & TI03/TO03/INTP4 | Real-time clock interrupt and timer I/O - enables precise timekeeping and pulse generation synchronized to RTC |
| P50–P51 | SI00/RxD0/SDA00 & SO00/TxD0/TOOLTxD | UART0 and I²C master/slave interface - provides secondary comms channel with tooling support (SWD/JTAG) |
| RESET | Active-low reset input | Asynchronous hardware reset with internal POR/LVD - ensures reliable startup under brownout conditions |
| REGC | Regulator capacitor terminal | Must connect 0.47–1 µF capacitor to VSS - stabilizes internal voltage regulator for low-noise analog operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA with RTC + LVD active - extends battery life in always-on monitoring systems |
| Background data flash rewrite | Execute code from flash while updating 8 KB data flash - enables firmware-over-the-air (FOTA) without interruption |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events - eliminates CPU polling and ISR latency for time-critical responses |
| Peripheral I/O redirection | Dynamic remapping of functions (e.g., UART, SPI) across multiple pins via PIOR0/1 - simplifies PCB layout and design reuse |
| Integrated LIN bus support | Hardware LIN protocol handling in UART peripherals - reduces software overhead for automotive body electronics |
| On-chip debug with SWD | Full debug access via P50/P51 (TOOLRxD/TOOLTxD) - enables in-system programming and real-time trace without external probes |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Compact BLDC motor driver with hall-effect feedback and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing commutation logic, ADC sampling (motor current/voltage), and PWM generation via TAU timers. Use Value: 66 μA/MHz efficiency and SNOOZE mode reduce heat buildup; 10-bit ADC with internal reference enables accurate current sensing without external components. |
Use Scenario: Battery-powered environmental sensor node measuring temperature, humidity, and CO₂ over LoRaWAN. IC Role / Device Role / Timing Role: System orchestrator managing sensor I²C reads, RTC-triggered wake-up, low-power UART-to-modem interface, and data flash logging. Use Value: 0.60 μA STOP mode with RTC alarm extends 10-year battery life; BGO allows sensor data storage during active radio transmission. |
| Automotive Body Control | Home Appliance HMI |
Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN communication. IC Role / Device Role / Timing Role: LIN slave node handling command parsing, GPIO control, and fault reporting via LIN UART peripheral. Use Value: Integrated LIN support eliminates external transceiver; −40°C to +105°C rating meets automotive AEC-Q100 Grade 2 requirements. |
Use Scenario: Microwave oven control panel with touch keys, buzzer feedback, and safety interlock monitoring. IC Role / Device Role / Timing Role: HMI processor scanning capacitive keys (KR0–KR5), driving buzzer via PCLBUZ0/1, and validating door switch inputs. Use Value: On-chip key interrupt and programmable buzzer controller reduce BOM cost; 20-channel ADC supports multi-sensor thermal protection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GKGFB#10 | Same package and pinout; 256 KB flash, 24 KB RAM, 8 KB data flash | Higher memory headroom for complex control algorithms or larger OTA update images | Select when firmware size exceeds 128 KB or future scalability is required |
| R5F104GLGFB#10 | Same package and pinout; 384 KB flash, 32 KB RAM, 8 KB data flash | Supports advanced features like USB device stack or extended data logging buffers | Choose for next-generation designs needing >256 KB code space and enhanced RAM bandwidth |
Compared with R5F104GHGFB#10, R5F104GKGFB#10 offers 2× flash and 50% more RAM for algorithm-intensive tasks, while R5F104GLGFB#10 adds 3× flash and doubles RAM-enabling richer feature sets without changing PCB layout or peripheral firmware drivers.
Availability
R5F104GHGFB#10 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, and automotive body electronics requiring stable component supply, long-term lifecycle assurance, and industrial-temperature-grade reliability.
Supply support for R5F104GHGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications-designed to replace legacy 8/16-bit MCUs with enhanced integration, energy efficiency, and development ecosystem support.
FAQ
What is the maximum operating frequency and core performance of the R5F104GHGFB#10?
The R5F104GHGFB#10 operates at up to 32 MHz and delivers 44 DMIPS using the RL78 16-bit CISC core with 3-stage pipeline. Its instruction timing is configurable from 0.03125 µs (high-speed mode) to 30.5 µs (ultra-low-speed 32.768 kHz mode), enabling dynamic power/performance scaling. This makes R5F104GHGFB#10 suitable for both responsive real-time control and extended battery-life applications.
Does the R5F104GHGFB#10 support hardware-based LIN communication?
Yes, the R5F104GHGFB#10 supports LIN 2.x protocol natively through its UART peripherals, with dedicated LIN-mode configuration bits and automatic sync-break detection. No external LIN transceiver is required for basic slave-node functionality, and the UART's built-in baud rate generator maintains timing accuracy across voltage and temperature. This capability is fully implemented in R5F104GHGFB#10 and validated per ISO 17987-4.
What are the low-power modes supported by the R5F104GHGFB#10, and what is the lowest achievable current?
The R5F104GHGFB#10 supports HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it draws just 0.60 μA (typical) at VDD = 3.0 V and TA = 25°C. HALT mode consumes 66 μA/MHz during active operation. These values are measured and specified in the official R01DS0053EJ0370 datasheet for R5F104GHGFB#10 and apply directly to this part number.
Can the R5F104GHGFB#10 perform data flash writes while executing code from main flash memory?
Yes, the R5F104GHGFB#10 supports Background Operation (BGO) for data flash, allowing program execution from code flash while simultaneously rewriting the 8 KB data flash memory. This is confirmed in Section 1.1 of the R01DS0053EJ0370 datasheet and enables seamless firmware updates, parameter logging, and calibration storage without halting application logic-critical for R5F104GHGFB#10 deployments in unattended systems.
What is the analog input capability of the R5F104GHGFB#10, including resolution, channel count, and reference options?
The R5F104GHGFB#10 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), operating across the full 1.6–5.5 V supply range. It supports internal 1.45 V reference voltage and AVREFP/AVREFM differential referencing. All specifications-including linearity, offset, and conversion time-are explicitly defined for R5F104GHGFB#10 in the RL78/G14 datasheet and verified per device variant.
R5F104GHGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GHGFB#10 FAQ
1.How can I place an order for R5F104GHGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GHGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GHGFB#10 reliable?
The price and inventory of R5F104GHGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GHGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F104GHGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GHGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GHGFB#10?
R5F104GHGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GHGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GHGFB#10?
For technical support, including R5F104GHGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GHGFB#10 requirements.
6.How does Aetrix verify that R5F104GHGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F104GHGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GHGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F104GHGFB#10?
All R5F104GHGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GHGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GHGFB#10 part is unused and in its original packaging.
Return procedure for R5F104GHGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GHGFB#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
