Renesas R5F104GHGFB#30
- Part No.:
- R5F104GHGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GHGFB#30.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:750
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GHGFB#30 from Renesas is a 48-pin LFQFP, 128 KB flash, 16 KB RAM, RL78/G14 16-bit MCU operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), used in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104GHGFB#30 datasheet, R5F104GHGFB#30 pinout, R5F104GHGFB#30 application, or R5F104GHGFB#30 equivalent, key selection factors include its -40°C to +105°C industrial-grade temperature rating (G-suffix), 48-pin 0.5 mm pitch LFQFP package, integrated 10-bit 20-channel ADC, dual UART/LIN support, and hardware DTC/ELC for deterministic real-time peripheral coordination.
Technical Context
The R5F104GHGFB#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed oscillator) to 30.5 µs (32.768 kHz subsystem clock), and includes multiply/divide/accumulate instructions with 1 MB address space.
It integrates a configurable 10-bit A/D converter (20 channels, internal 1.45 V reference, temperature sensor), dual UARTs with LIN-bus compliance, 8-channel 16-bit Timer Array Unit (TAU), real-time clock with calendar/alarm, and Event Link Controller (ELC) enabling direct hardware-triggered peripheral chaining without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Clock Speed | 32 MHz - delivers 44 DMIPS; supports selectable high-speed on-chip oscillator (±1.0% accuracy) |
| Memory | 128 KB code flash (1 KB block size), 16 KB RAM, 8 KB data flash (1M rewrite cycles, background operation) |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit 20-channel ADC with internal 1.45 V reference and on-chip temperature sensor |
| Digital Interfaces | 2× UART/LIN, 4× I²C, 3–8× CSI (SPI-compatible), 19–26-event ELC, Data Transfer Controller (DTC) |
| Operating Temp | -40°C to +105°C - qualified for industrial applications (G-suffix) |
| Supply Voltage | 1.6 V to 5.5 V - single-supply operation enables direct interface with 1.8/2.5/3.3 V logic |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade thermal performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART1 transmit; timer input; trace clock source - supports debug and serial comms simultaneously |
| P01 | RxD1 / TO00 / TRGCLKB | UART1 receive; timer output; secondary trace clock - enables full-duplex comms with timing capture |
| P10–P17 | CSI1/SI11/SDA11/SO11/SCL11/TRDIOD1–TRDIOA0 | Multiplexed serial interfaces (SPI/I²C) and TRDIO group - provides flexible peripheral connectivity with hardware remapping |
| P121/P122 | X1 / X2 / EXCLK | Crystal oscillator inputs (32.768 kHz) and external clock input - enables precise RTC and low-jitter system timing |
| P137 | INTP0 | External interrupt input (edge-sensitive) - used for wake-up from STOP/HALT or event-driven control |
| P147 | ANI18 / VCOUT1 | Analog input channel 18 and voltage-controlled oscillator output - supports analog sensing and signal generation |
| REGC | Voltage Regulator Decoupling | Must be connected to VSS via 0.47–1 µF capacitor - ensures stable internal regulator operation |
| VDD / VSS | Power Supply / Ground | Single 1.6–5.5 V supply; dedicated power/ground pins minimize noise coupling in mixed-signal operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low-Power Modes | HALT (CPU stop, peripherals active), STOP (RTC+LVD only), SNOOZE (ADC auto-triggered conversion during low-power sleep) |
| Hardware Acceleration | Data Transfer Controller (DTC) enables zero-CPU memory moves; Event Link Controller (ELC) chains peripheral events without ISR overhead |
| Secure Flash Management | Flash shield window and block-erase prohibition prevent unauthorized firmware modification and enable secure bootloader partitioning |
| Integrated Analog | 10-bit 20-channel ADC with internal 1.45 V reference and calibrated temperature sensor - eliminates external components in thermal monitoring |
| LIN-Bus Compliance | Dual UARTs support LIN 2.2 protocol with automatic sync-break detection and checksum handling - simplifies automotive body electronics integration |
| Debug & Trace | On-chip debug interface with trace clock (TRGCLKA/B), TRDIO pins, and tool port (TOOL0/TOOLRxD/TOOLTxD) - enables real-time SWD debugging and trace capture |
Applications
| Industrial Sensor Node | Smart HVAC Controller |
|---|---|
Use Scenario: Battery-powered wireless temperature/humidity node with local logging and BLE gateway handoff. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, RTC-timed data aggregation, UART-to-BLE bridge, and ultra-low-power sleep scheduling. Use Value: 0.60 μA STOP mode extends 2xAA battery life beyond 5 years; integrated temperature sensor reduces BOM count by one component. | Use Scenario: Wall-mounted HVAC zone controller with fan speed regulation, ambient sensing, and CAN/LIN communication to central unit. IC Role / Device Role / Timing Role: Real-time actuator driver coordinating PWM fan control, 10-bit ADC for thermistor readings, and LIN-bus messaging with master node. Use Value: ELC-linked TAU timers ensure jitter-free 25 kHz fan PWM while ADC triggers automatically - no CPU polling required. |
| Programmable Logic Relay | Medical Infusion Pump Monitor |
Use Scenario: DIN-rail mounted relay module with configurable I/O, Modbus RTU over RS-485, and EEPROM-based configuration storage. IC Role / Device Role / Timing Role: Deterministic I/O sequencer using DTC for register-to-register transfers and UART DMA, with watchdog supervision of safety-critical outputs. Use Value: 44 DMIPS headroom allows concurrent Modbus parsing, PID loop execution, and fault logging - no external co-processor needed. | Use Scenario: Safety-certified infusion pump subsystem monitoring motor current, occlusion pressure, and door interlock status. IC Role / Device Role / Timing Role: Fault-monitoring coprocessor performing independent ADC checks, LVD threshold validation, and watchdog reset supervision alongside main MCU. Use Value: Dual LVD levels (14 selectable thresholds) enable redundant voltage monitoring; STOP-mode RTC maintains time-of-fault stamp even during brownout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GJGFB#30 | 256 KB flash, 20 KB RAM, same package/peripherals - higher memory for complex protocol stacks | Suitable where bootloader + application + OTA image must reside concurrently in flash | Select when firmware size exceeds 128 KB or field-upgrade capability requires dual-bank flash layout |
| R5F104GHAFB#30 | Same 128 KB flash/16 KB RAM but LQFP-48 0.8 mm pitch (PLQP0048KF-A) - larger pad pitch eases manual rework | Better suited for prototyping, low-volume production, or environments requiring higher solder-joint reliability | Choose for design flexibility in early development or cost-sensitive industrial OEMs prioritizing assembly yield |
Compared with R5F104GJGFB#30, the R5F104GHGFB#30 trades flash capacity for identical peripheral set and lower unit cost; versus R5F104GHAFB#30, it offers finer 0.5 mm pitch for compact PCBs but demands tighter assembly control.
Availability
R5F104GHGFB#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart HVAC controllers, and programmable logic relays requiring stable component supply across extended product lifecycles.
Supply support for R5F104GHGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications - optimized for industrial control, home appliances, and sensor edge devices requiring robust operation from -40°C to +105°C.
FAQ
What is the maximum operating frequency and associated performance of the R5F104GHGFB#30?
The R5F104GHGFB#30 operates up to 32 MHz using its high-accuracy on-chip oscillator (±1.0%), delivering 44 DMIPS. Its RL78 CPU core achieves minimum instruction execution times of 0.03125 µs at full speed, with scalable clock options down to 32.768 kHz for ultra-low-power RTC operation. This performance envelope supports real-time control loops, protocol stacks, and sensor fusion without external acceleration.
Does the R5F104GHGFB#30 support LIN bus communication, and how is it implemented?
Yes, the R5F104GHGFB#30 supports LIN 2.2 bus communication via its two UART channels, which include dedicated LIN features such as automatic sync-break detection, checksum calculation, and identifier filtering. The UARTs operate independently and can be configured for master or slave roles, enabling direct integration into automotive body electronics or industrial sub-networks without external transceivers beyond physical layer drivers.
What are the power supply requirements and low-power capabilities of the R5F104GHGFB#30?
The R5F104GHGFB#30 operates from a single 1.6 V to 5.5 V supply, supporting direct interfacing with 1.8 V, 2.5 V, and 3.3 V systems. It features three ultra-low-power modes: HALT (66 μA/MHz active current), STOP (0.60 μA with RTC and LVD active), and SNOOZE (ADC-triggered conversions during sleep). These modes are controlled via dedicated registers and supported by on-chip POR and 14-level LVD for robust brownout protection.
How many analog input channels does the R5F104GHGFB#30 provide, and what resolution and references are available?
The R5F104GHGFB#30 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19). It supports internal 1.45 V reference voltage and external reference inputs, along with an on-chip temperature sensor. Conversion is hardware-triggered via ELC or software-initiated, and results are accessible via memory-mapped registers - enabling precise thermal monitoring and sensor interfacing without external precision references.
What debug and programming interfaces are available on the R5F104GHGFB#30?
The R5F104GHGFB#30 provides a full on-chip debug interface compliant with Renesas E1/E20 emulators, using dedicated TOOL0, TOOLRxD, and TOOLTxD pins for SWD communication. It supports flash self-programming with boot swapping, flash shield window security, and background data flash rewriting. Debug features include real-time trace clock outputs (TRGCLKA/B), TRDIO pins for trace data, and hardware breakpoints - enabling full visibility into runtime behavior during development and validation.
R5F104GHGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 10x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GHGFB#30 FAQ
1.How can I place an order for R5F104GHGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GHGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GHGFB#30 reliable?
The price and inventory of R5F104GHGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GHGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F104GHGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GHGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GHGFB#30?
R5F104GHGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GHGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GHGFB#30?
For technical support, including R5F104GHGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GHGFB#30 requirements.
6.How does Aetrix verify that R5F104GHGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F104GHGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GHGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F104GHGFB#30?
All R5F104GHGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GHGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GHGFB#30 part is unused and in its original packaging.
Return procedure for R5F104GHGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GHGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

