Renesas R5F104GJAFB#10
- Part No.:
- R5F104GJAFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GJAFB#10.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,992
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GJAFB#10 from Renesas is a 48-pin LFQFP, 0.5 mm pitch, industrial-grade (TA = −40 to +105°C) 16-bit RL78/G14 microcontroller with 192 KB flash, 8 KB data flash, 20 KB RAM, 52 I/O pins, and integrated peripherals including 12-channel 10-bit ADC, RTC, UART/SCI/I²C interfaces, and ultra-low-power operation (66 μA/MHz active, 0.60 μA in RTC+LVD mode). It targets battery-powered industrial sensors and motor control modules.
For engineers reviewing the R5F104GJAFB#10 datasheet, R5F104GJAFB#10 pinout, R5F104GJAFB#10 application, or R5F104GJAFB#10 equivalent, key selection criteria include its 192 KB code flash capacity, 48-pin LFQFP-0.5 mm package, industrial temperature rating (G-grade), real-time clock with calendar, and support for background data flash rewriting (BGO) at VDD = 1.8–5.5 V.
Technical Context
The R5F104GJAFB#10 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs min @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes triggered by 19–26 event sources via the Event Link Controller (ELC).
Its peripheral set includes up to 12 × 16-bit timers (TAU, RJ, RD, RG), 1 × 12-bit interval timer, 1 × real-time clock with alarm/calendar, 1 × watchdog timer, and serial interfaces: 3–4 UART/SCI channels (LIN-capable), 4–10 I²C/simplified I²C channels, and 3–8 CSI (SPI-compatible) channels - all mapped to dedicated pins per the 48-pin LFQFP pinout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Flash Memory | 192 KB code flash (1 KB block size) with security lock and self-programming capability |
| Data Flash | 8 KB data flash with background operation (BGO), 1M rewrite cycles, VDD = 1.8–5.5 V programming |
| RAM | 20 KB on-chip RAM, including areas reserved for flash library (start address F9F00H) |
| ADC | 10-bit resolution A/D converter with 16 analog inputs, internal 1.45 V reference, and temperature sensor |
| Operating Voltage | 1.6 V to 5.5 V single-supply operation, enabling direct interface with 1.8/2.5/3.3 V logic |
| Power Modes | HALT, STOP, and SNOOZE modes; 0.60 μA RTC+LVD standby current supports multi-year battery life |
| Clock Sources | High-accuracy on-chip oscillator (±1.0% @ −20 to +85°C) with selectable frequencies from 1–64 MHz |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade (G) temperature range (−40 to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P10/SCK11/SCL11/TRDIOD1 | SPI/I²C/UART peripheral multiplexing | Configurable as master clock (SCK11), I²C clock (SCL11), or UART receive (TRDIOD1) - enables shared bus routing |
| P16/TI01/TO01/INTP5/TRDIOC0/IVREF0 | Timer input/output + interrupt + reference voltage | Supports edge-triggered capture (TI01), PWM output (TO01), external interrupt (INTP5), and internal voltage reference (IVREF0) |
| P30/INTP3/RTC1HZ/SCK00/SCL00/TRJO0 | Real-time clock output + SPI/I²C clock + debug | Provides 1 Hz RTC tick signal, SPI/I²C master clock, and JTAG trace clock (TRJO0) - critical for time-synced systems |
| P60/SCLA0 and P61/SDAA0 | I²C bus lines | Dedicated open-drain SCL/SDA pins with internal pull-up options - compliant with standard I²C timing at up to 400 kHz |
| REGC | Regulator bypass capacitor terminal | Must be connected to VSS via 0.47–1 µF capacitor to stabilize internal LDO - failure causes unstable reset behavior |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP/SNOOZE modes | Enables sub-1 µA system sleep states while retaining RTC and LVD monitoring - essential for energy harvesting nodes |
| Background data flash rewriting (BGO) | Allows full CPU execution from program memory during data flash writes - eliminates firmware stalls during field updates |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events (e.g., ADC end-of-conversion → DMA trigger) without CPU intervention |
| Peripheral I/O redirection registers | Enables dynamic remapping of up to 8 peripheral functions across multiple pins - simplifies PCB layout and reduces routing congestion |
| On-chip BCD correction circuit | Hardware-accelerated binary-to-BCD conversion for real-time display drivers and metering applications |
| Integrated LIN-capable UART | Single UART channel supports LIN 2.2 protocol with automatic sync-break detection and checksum generation |
Applications
| Industrial Sensor Node | Smart Motor Control Module |
|---|---|
Use Scenario: Battery-powered temperature/humidity/pressure sensor node deployed in HVAC ducts or factory floors. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, calibration, wireless transmission scheduling, and low-power state management. Use Value: 0.60 μA RTC+LVD mode enables >5-year battery life; 10-bit ADC with internal reference ensures stable measurements across −40 to +105°C. | Use Scenario: Compact BLDC motor driver with closed-loop speed control, fault monitoring, and CAN/LIN communication. IC Role / Device Role / Timing Role: System manager coordinating PWM generation (via TAU), current sensing (ADC), thermal shutdown (LVD), and LIN diagnostics. Use Value: ELC-linked ADC end-of-conversion → DTC transfer → PWM update enables <1 µs deterministic loop timing; 192 KB flash hosts motor control algorithm + safety firmware. |
| Programmable Logic Controller (PLC) I/O Expander | Energy Metering Front-End |
Use Scenario: DIN-rail mounted I/O expansion module adding digital input/output and analog monitoring to legacy PLC systems. IC Role / Device Role / Timing Role: Isolated interface controller handling opto-coupled DI/DO, 16-channel analog input scanning, and Modbus RTU over RS-485. Use Value: 52 GPIO pins with N-ch open-drain (6 V tolerant) support direct connection to 24 V industrial signals; hardware CRC accelerator offloads Modbus frame validation. | Use Scenario: Residential smart electricity meter requiring metrology accuracy, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: Metrology co-processor managing shunt-based current sampling, real-time tariff calculation, and secure boot verification. Use Value: 8 KB data flash with 1M rewrite cycles stores lifetime energy logs; flash shield window prevents unauthorized firmware modification; RTC calendar tracks billing periods. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFB#10 | Same 48-pin LFQFP package, but 128 KB flash, 16 KB RAM, and 8 KB data flash | Lower memory footprint suits simpler control tasks (e.g., basic lighting controllers); lacks margin for future feature expansion | Select when cost sensitivity outweighs need for firmware scalability or complex data logging |
| R5F104GKAFB#10 | Same 48-pin LFQFP package, but 256 KB flash, 24 KB RAM, and 8 KB data flash | Higher memory supports advanced protocols (e.g., OTA updates, TLS stack), larger UI buffers, or dual-application partitioning | Select when future-proofing, secure boot, or embedded web server functionality is required |
Compared with R5F104GHAFB#10 and R5F104GKAFB#10, the R5F104GJAFB#10 delivers optimal balance of flash (192 KB), RAM (20 KB), and industrial temperature rating for mid-tier industrial control - avoiding under-provisioning of memory while maintaining cost efficiency versus higher-density variants.
Availability
R5F104GJAFB#10 is available at Aetrix Electronics and suitable for industrial sensor nodes, motor control modules, and programmable logic controller (PLC) I/O expanders requiring stable component supply, long-term lifecycle assurance, and G-grade temperature compliance.
Supply support for R5F104GJAFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally demanding industrial applications - combining ultra-low active current, robust peripheral integration, and scalable memory options.
FAQ
What is the maximum operating frequency and corresponding current consumption of the R5F104GJAFB#10?
The R5F104GJAFB#10 operates up to 32 MHz with a typical active current of 66 μA/MHz, resulting in ~2.1 mA total at full speed and VDD = 3.3 V. Its high-accuracy on-chip oscillator supports ±1.0% tolerance across −20 to +85°C, eliminating need for external crystal in many applications. The R5F104GJAFB#10 also supports lower-frequency modes (e.g., 32.768 kHz RTC) consuming only 0.60 μA in HALT mode with RTC and LVD active.
Does the R5F104GJAFB#10 support in-system programming and secure firmware updates?
Yes, the R5F104GJAFB#10 supports full in-system programming via on-chip debug interface and includes flash shield window protection to restrict write access to designated memory regions. It enables secure firmware updates using boot swapping and background data flash rewriting (BGO), allowing the R5F104GJAFB#10 to execute application code while updating non-volatile storage - critical for fail-safe over-the-air (OTA) deployments in industrial environments.
How many analog input channels does the R5F104GJAFB#10 ADC support, and what reference options are available?
The R5F104GJAFB#10 integrates a 10-bit successive-approximation ADC with up to 16 analog input channels (ANI0–ANI19, excluding reserved pins). It supports both external reference voltage (AVREFP/AVREFM pins) and internal 1.45 V reference, enabling precise ratiometric or absolute measurements. The ADC operates across the full 1.6–5.5 V VDD range and includes built-in temperature sensor for environmental compensation - all accessible without external components on the R5F104GJAFB#10.
What serial communication interfaces are available on the R5F104GJAFB#10, and which support LIN bus protocol?
The R5F104GJAFB#10 provides three UART/SCI channels (U00, U11, U20), four to ten I²C/simplified I²C channels, and three to eight CSI (SPI-compatible) channels. Among these, UART channel U00 (pins P50/P51) and U11 (pins P11/P12) explicitly support LIN 2.2 protocol with hardware sync-break detection, checksum generation, and identifier filtering - enabling direct integration into automotive body electronics or industrial LIN networks without external transceivers.
Is the R5F104GJAFB#10 pin-compatible with other RL78/G14 variants in the same 48-pin LFQFP package?
Yes, all RL78/G14 devices in the 48-pin LFQFP-0.5 mm package (including R5F104GJAFB#10, R5F104GHAFB#10, R5F104GKAFB#10, and R5F104GLAFB#10) share identical pinouts and electrical characteristics. This allows drop-in replacement across memory variants - for example, upgrading from 128 KB to 192 KB flash requires no PCB change, only firmware reflash and configuration adjustment. The R5F104GJAFB#10 maintains full functional and mechanical compatibility within this package family.
R5F104GJAFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GJAFB#10 FAQ
1.How can I place an order for R5F104GJAFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GJAFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GJAFB#10 reliable?
The price and inventory of R5F104GJAFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GJAFB#10 is usually 5 days.
3.What payment methods are accepted for R5F104GJAFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GJAFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GJAFB#10?
R5F104GJAFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GJAFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GJAFB#10?
For technical support, including R5F104GJAFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GJAFB#10 requirements.
6.How does Aetrix verify that R5F104GJAFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F104GJAFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GJAFB#10 meets industry standards.
7.What is the process for return or replacement of R5F104GJAFB#10?
All R5F104GJAFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GJAFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GJAFB#10 part is unused and in its original packaging.
Return procedure for R5F104GJAFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GJAFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

