Renesas R5F104GJAFB#V0
- Part No.:
- R5F104GJAFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GJAFB#V0.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,277
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GJAFB#V0 from Renesas is a 48-pin LFQFP, 0.5 mm pitch, industrial-grade (G) 16-bit RL78/G14 microcontroller with 192 KB flash, 8 KB data flash, 20 KB RAM, and operation up to 32 MHz delivering 44 DMIPS. It integrates 12-bit ADC (20 channels), dual 8-bit DACs, RTC with calendar, low-power STOP/HALT/SNOOZE modes (0.60 μA RTC+LVD), and multiple serial interfaces for embedded control in motor drives and sensor nodes.
For engineers reviewing the R5F104GJAFB#V0 datasheet, R5F104GJAFB#V0 pinout, R5F104GJAFB#V0 application, or R5F104GJAFB#V0 equivalent, this page delivers verified package mapping, validated peripheral roles, confirmed low-power timing specs, and real-world use context for rapid schematic integration and firmware validation.
Technical Context
The R5F104GJAFB#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz ultra-low-speed mode). It features on-chip high-accuracy ±1.0% oscillator (1–64 MHz selectable) and dedicated low-speed oscillator for watchdog timer.
Peripheral integration includes Event Link Controller (ELC) for hardware-triggered peripheral chaining, Data Transfer Controller (DTC) with block/chain transfer, and background operation (BGO) for concurrent code execution during data flash rewrite - enabling seamless firmware updates without halting real-time tasks.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 192 KB code flash + 8 KB data flash; supports self-programming with boot swap and flash shield window |
| RAM | 20 KB on-chip RAM; includes dedicated areas for flash library (start address F9F00H) |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD active), SNOOZE (low-power peripheral wake-up) |
| Analog Peripherals | 12-bit ADC (20 ch, VDD-referenced), dual 8-bit DACs (0–VDD output), two comparators with window mode |
| Serial Interfaces | 3× UART/LIN, 4–10× I²C/simplified I²C, 3–8× CSI (SPI-compatible), all configurable via ELC |
| Timers | 8–12× 16-bit timers (TAU/Timer RJ/RD/RG), 12-bit interval timer, RTC with calendar/alarm/correction |
| Operating Range | 1.6–5.5 V supply; -40°C to +105°C ambient (industrial G-grade) |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, industrial temperature grade (G).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trace clock A - enables debug synchronization and serial comms on same pin |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; trace clock B - supports full-duplex UART with trace capability |
| P10–P17 | CSI1/SPI1, I²C1, UART2, TRDIOx | Multiplexed serial interface group with ELC-linked trigger I/O - allows hardware-automated peripheral handshaking |
| P147 | ANI18 / VCOUT1 | Analog input channel 18 or voltage-controlled oscillator output - supports sensor feedback or programmable frequency generation |
| P120 | ANI19 / VCOUT0 | Analog input channel 19 or second VCO output - enables dual-channel analog sensing or dual-frequency control |
| P30 | INTP3 / RTC1HZ / SCK00 / SCL00 | Interrupt input, 1 Hz RTC output, or I²C/SPI clock - provides precise timekeeping signal or synchronous comms clock |
| RESET | Active-low reset input | Asynchronous reset with internal POR and LVD monitoring - ensures deterministic startup under brown-out conditions |
| REGC | Regulator capacitor terminal | Connects 0.47–1 μF capacitor to VSS for internal voltage regulator stability - mandatory for reliable low-power operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA with RTC and LVD active - enables decade-scale battery life in metering and IoT endpoints |
| Background data flash rewrite | 1,000,000 write cycles at VDD = 1.8–5.5 V with BGO - permits over-the-air firmware updates without interrupting real-time control |
| Hardware event linking (ELC) | 19–26 event sources routed to peripherals without CPU intervention - reduces latency and firmware overhead in motor commutation |
| Dual 8-bit DAC outputs | 0–VDD analog output with real-time update - supports closed-loop analog actuator control (e.g., valve positioning) |
| On-chip RTC with calendar | 99-year calendar, alarm, and clock correction - eliminates external RTC IC in time-stamped logging and scheduling applications |
| Peripheral I/O redirection | PIOR0/PIOR1 registers remap functions like UART, SPI, I²C to alternate pins - increases PCB layout flexibility and reuse across variants |
Applications
| Smart Energy Metering | Industrial Motor Control |
|---|---|
Use Scenario: Three-phase electricity meter with tariff switching, tamper detection, and wireless reporting. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing secure flash storage for billing logs, and driving optical/RF communication stacks. Use Value: 192 KB flash stores dual firmware images (boot swap); RTC calendar timestamps events; STOP mode extends battery backup to >10 years. | Use Scenario: Brushless DC motor drive with Hall-sensor feedback, current sensing, and PWM modulation. IC Role / Device Role / Timing Role: Real-time motion controller synchronizing 16-bit TAU timers to generate 3-phase PWM, sampling ADC at 100 kSPS, and executing FOC in <5 μs. Use Value: ELC links ADC end-of-conversion to PWM reload, eliminating CPU polling; dual DACs set reference voltages for analog comparators in overcurrent protection. |
| Medical Sensor Hub | Building Automation Node |
Use Scenario: Portable patient monitor aggregating ECG, SpO₂, and temperature data with local display and BLE upload. IC Role / Device Role / Timing Role: Signal acquisition hub performing analog front-end conditioning, digital filtering, and protocol translation between sensors and BLE SoC. Use Value: 20 KB RAM buffers multi-channel sensor streams; 12-bit ADC resolves microvolt-level ECG signals; SNOOZE mode wakes on sensor interrupt to minimize average current. | Use Scenario: HVAC zone controller reading temperature/humidity, driving relays/valves, and communicating via Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Fieldbus gateway managing isolated RS-485 transceiver, analog sensor inputs, and relay driver timing with precise 1-ms intervals. Use Value: Dual UARTs handle simultaneous Modbus master/slave; 8 KB data flash retains calibration coefficients across power cycles; LVD interrupt triggers graceful shutdown during brown-out. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFB#V0 | Same 48-pin LFQFP package, identical peripherals, but 128 KB flash / 16 KB RAM | Suitable where firmware footprint <128 KB and RAM usage ≤16 KB; lower cost for simpler control tasks | Select when application does not require >128 KB code space or >16 KB RAM - reduces BOM cost without sacrificing pin compatibility or peripheral set |
| R5F104GKAFB#V0 | Same package and peripherals, but 256 KB flash / 24 KB RAM; start address FE900H for flash library | Required for complex protocol stacks (e.g., full TCP/IP + TLS) or large GUI assets in HMI applications | Choose when firmware exceeds 192 KB or requires >20 KB runtime RAM - maintains identical layout while scaling memory headroom |
Compared with R5F104GJAFB#V0, R5F104GHAFB#V0 offers reduced memory capacity at lower cost for basic control, while R5F104GKAFB#V0 provides expanded flash/RAM for feature-rich firmware - all share identical pinout, timing, and peripheral configuration, enabling scalable design reuse.
Availability
R5F104GJAFB#V0 is available at Aetrix Electronics and suitable for smart metering, industrial motor drives, medical sensor hubs, and building automation nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F104GJAFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and enterprise markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained industrial control applications - balancing performance, integration, and energy efficiency.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating of the R5F104GJAFB#V0?
The R5F104GJAFB#V0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating reflects Dhrystone 2.1 benchmark results under standard conditions (VDD = 3.3 V, TA = 25°C) and is enabled by the RL78 CPU's 3-stage pipeline and optimized instruction set - critical for real-time loop execution in motor control and sensor fusion applications where deterministic timing is required.
Does the R5F104GJAFB#V0 support hardware-accelerated data movement between peripherals without CPU involvement?
Yes, the R5F104GJAFB#V0 integrates both the Data Transfer Controller (DTC) and Event Link Controller (ELC). The DTC handles block, repeat, and chain transfers triggered by interrupts, while the ELC directly links 19–26 event sources (e.g., ADC conversion complete, timer overflow) to peripheral functions (e.g., PWM reload, DAC update) - enabling fully autonomous data flow and reducing CPU load by up to 30% in high-throughput sensor or motor control systems.
What are the flash memory configuration details - size, erase granularity, and security features - for the R5F104GJAFB#V0?
The R5F104GJAFB#V0 contains 192 KB of code flash memory organized in 1 KB blocks, with 8 KB of separate data flash. It supports block-erase prohibition and rewriting lock (security function), on-chip debug, and self-programming with boot swap and flash shield window - allowing secure firmware updates and protected bootloader regions essential for certified industrial and medical devices.
How does the R5F104GJAFB#V0 achieve ultra-low power consumption in STOP mode, and what peripherals remain active?
The R5F104GJAFB#V0 achieves 0.60 μA in STOP mode by powering down the CPU, flash, and most peripherals while retaining operation of the real-time clock (RTC), low-voltage detector (LVD), and associated wakeup logic. This enables decade-scale battery life in applications like utility meters and remote sensors - where periodic timestamped readings must occur autonomously without compromising system security or accuracy.
Is the R5F104GJAFB#V0 pin-compatible with other RL78/G14 variants in the same 48-pin LFQFP package?
Yes, all RL78/G14 devices in the 48-pin LFQFP (FB) package - including R5F104GJAFB#V0, R5F104GHAFB#V0, and R5F104GKAFB#V0 - share identical pinouts, electrical characteristics, and peripheral mappings. This allows direct substitution within the same footprint for memory-scaling decisions, simplifying design iteration and inventory management without PCB redesign.
R5F104GJAFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GJAFB#V0 FAQ
1.How can I place an order for R5F104GJAFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GJAFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GJAFB#V0 reliable?
The price and inventory of R5F104GJAFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GJAFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F104GJAFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GJAFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GJAFB#V0?
R5F104GJAFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GJAFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GJAFB#V0?
For technical support, including R5F104GJAFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GJAFB#V0 requirements.
6.How does Aetrix verify that R5F104GJAFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104GJAFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GJAFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F104GJAFB#V0?
All R5F104GJAFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GJAFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GJAFB#V0 part is unused and in its original packaging.
Return procedure for R5F104GJAFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GJAFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

