Renesas R5F104GJDFB#V0
- Part No.:
- R5F104GJDFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GJDFB#V0.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GJDFB#V0 from Renesas is a 48-pin LFQFP, 128 KB flash, 8 KB data flash, 16 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104GJDFB#V0 datasheet, R5F104GJDFB#V0 pinout, R5F104GJDFB#V0 application, or R5F104GJDFB#V0 equivalent, key selection criteria include its industrial-grade temperature range (−40 to +105°C), integrated RTC with calendar/alarm, 10-bit 20-channel ADC, dual UART/LIN support, and hardware DTC/ELC for deterministic peripheral event handling without CPU intervention.
Technical Context
The R5F104GJDFB#V0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs min @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) and supports SNOOZE mode for low-latency peripheral-triggered wake-up.
Its peripheral set includes Timer Array Unit (TAU) with 8 channels, one 12-bit interval timer, one real-time clock with 99-year calendar, one watchdog timer, and serial interfaces: up to 8 CSI, 4 UART/LIN, and 10 I²C channels - all managed via Event Link Controller (ELC) for direct hardware-to-peripheral signal routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock Speed | 32 MHz (44 DMIPS); high-accuracy on-chip oscillator ±1.0% over −40 to +85°C |
| Memory | 128 KB code flash (1 KB block size), 8 KB data flash (1M rewrite cycles), 16 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit 20-channel ADC (VDD-referenced), two 8-bit DAC outputs (0–VDD), two comparators |
| Serial Interfaces | 4 UART/LIN channels, 8 CSI channels, 10 I²C channels - all configurable via ELC |
| Timers & RTC | 8× 16-bit TAU timers, 1× 12-bit interval timer, 1× RTC with calendar/alarm/correction |
Pinout & Package
Package: 48-pin LFQFP, 7 × 7 mm, 0.5 mm pitch, lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz crystal for RTC operation; requires external load capacitors |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives 32.768 kHz crystal; alternatively accepts external clock source up to 1 MHz |
| P137 / INTP0 | Interrupt input | Dedicated external interrupt pin with configurable priority and edge sensitivity |
| P30 / INTP3 / RTC1HZ / SCK00 / SCL00 | Multiplexed I/O | Provides 1 Hz RTC output, SPI/I²C master clock, or external interrupt - selected via register |
| P60 / SCLA0 | I²C bus line | Open-drain SCL line for I²C channel 0; supports standard/fast-mode (100/400 kHz) |
| P61 / SDAA0 | I²C bus line | Open-drain SDA line for I²C channel 0; supports ACK/NACK and arbitration |
| REGC | Regulator capacitor terminal | Must connect 0.47–1 µF capacitor to VSS to stabilize internal voltage regulator |
| VDD / VSS | Power supply pins | Single 1.6–5.5 V supply; VSS serves as analog/digital ground reference |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Enables peripheral-triggered wake-up (e.g., UART RX, ADC EOC) while CPU remains halted - reduces average system power by >90% in polling-based designs |
| Data Flash BGO | Background operation allows full CPU execution from code flash during data flash erase/write - eliminates firmware stalls during parameter updates |
| Event Link Controller (ELC) | Hardware routing of 19–26 peripheral events (e.g., ADC end-of-conversion → DMA trigger) without CPU or interrupt latency |
| On-chip debug interface | Fully compliant with Renesas E2 emulator; supports real-time trace, breakpoints, and flash programming via single-wire SWD |
| Industrial temp grade (G) | Qualified for −40 to +105°C ambient operation - enables deployment in motor drives, HVAC controllers, and factory automation I/O modules |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop speed/torque control of BLDC motors in HVAC blowers and conveyor systems. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via TAU, sampling current/voltage via 10-bit ADC, and communicating status via UART/LIN. Use Value: Integrated 16-bit timers with complementary PWM outputs and fast ADC conversion (≤1.2 µs) enable precise current sensing and real-time torque regulation. | Use Scenario: Battery-powered environmental sensor hub collecting temperature, humidity, and CO₂ data for building automation. IC Role / Device Role / Timing Role: Low-power system manager performing periodic ADC reads, RTC-timed data logging to data flash, and UART transmission to gateway. Use Value: 0.60 μA STOP mode with RTC + LVD extends 2× AA battery life beyond 5 years; BGO allows seamless background flash writes during active sensing. |
| Home Appliance UI | Industrial PLC I/O Module |
Use Scenario: Touchless control panel for washing machines and dishwashers using capacitive touch and buzzer feedback. IC Role / Device Role / Timing Role: Dedicated UI processor handling key scan, PCLBUZ-driven audio feedback, LED dimming via PWM, and LIN communication with main MCU. Use Value: On-chip PCLBUZ peripherals drive piezo buzzers directly; multiple N-ch open-drain I/Os interface safely with 3.3 V/5 V display logic without level shifters. | Use Scenario: DIN-rail mounted digital input module monitoring 16 industrial sensors (24 V DC) in factory settings. IC Role / Device Role / Timing Role: Signal conditioner and protocol translator converting opto-isolated inputs into Modbus RTU frames over RS-485 via UART. Use Value: 26–92 total I/O pins include N-ch open-drain outputs rated for 6 V, enabling direct interfacing with 24 V sensor logic; ELC links input change events to UART TX triggers for deterministic response. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHDFB#V0 | Same package and pinout; differs in memory: 192 KB flash / 8 KB data flash / 20 KB RAM | Higher code density required for complex protocol stacks (e.g., full Modbus TCP offload) | Select when firmware exceeds 128 KB or additional RAM is needed for multi-threaded RTOS operation |
| R5F104GJGFB#V0 | Identical memory and peripherals; differs only in temperature grade: G (−40 to +105°C) vs. D (−40 to +85°C) | Deployment in extended-temperature environments (e.g., under-hood automotive, outdoor enclosures) | Choose R5F104GJGFB#V0 only if ambient exceeds +85°C; otherwise R5F104GJDFB#V0 offers identical functionality at lower cost |
Compared with R5F104GHDFB#V0, this part trades flash/RAM headroom for cost-sensitive volume production; compared with R5F104GJGFB#V0, it targets standard industrial environments where +85°C maximum ambient suffices - simplifying thermal design and qualification.
Availability
R5F104GJDFB#V0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance UIs, and PLC I/O modules requiring stable component supply across multi-year production cycles.
Supply support for R5F104GJDFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer equipment requiring robust peripheral integration, long battery life, and extended temperature operation.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104GJDFB#V0?
The R5F104GJDFB#V0 operates at up to 32 MHz with an RL78 CPU core delivering 44 DMIPS. Its high-accuracy on-chip oscillator maintains ±1.0% tolerance across −40 to +85°C and 1.8–5.5 V supply, eliminating need for external crystals in many timing-critical applications. This frequency enables real-time execution of motor control algorithms and protocol stacks without external clock sources.
Does the R5F104GJDFB#V0 support background data flash rewriting while executing code from program flash?
Yes, the R5F104GJDFB#V0 supports Background Operation (BGO) for data flash. During BGO, the CPU can execute instructions from code flash memory while simultaneously erasing or writing to the 8 KB data flash - critical for logging sensor data or updating calibration parameters without interrupting real-time control tasks.
What are the key low-power modes supported by the R5F104GJDFB#V0 and their typical current draw?
The R5F104GJDFB#V0 supports HALT, STOP, and SNOOZE modes. In STOP mode with RTC and LVD active, it draws just 0.60 μA; active-mode consumption is 66 μA/MHz. SNOOZE mode allows selected peripherals (e.g., UART, ADC) to operate autonomously while CPU sleeps - reducing average power in event-driven applications like sensor polling.
How many serial communication interfaces does the R5F104GJDFB#V0 integrate, and what protocols are supported?
The R5F104GJDFB#V0 integrates up to 4 UART/LIN channels (LIN 2.2 compliant), 8 CSI channels (SPI-compatible), and 10 I²C channels (standard/fast-mode). All are configurable via the Event Link Controller (ELC) for hardware-triggered transfers, enabling deterministic communication without CPU overhead in time-sensitive industrial networks.
Is the R5F104GJDFB#V0 pin-compatible with other RL78/G14 variants in the same 48-pin LFQFP package?
Yes, all RL78/G14 devices in the 48-pin LFQFP package (e.g., R5F104GKAFB#V0, R5F104GLAFB#V0, R5F104GJDFB#V0) share identical pinouts and electrical characteristics. Memory and peripheral configurations differ by part number, but PCB layout and footprint remain interchangeable - enabling scalable design across performance tiers without board re-spin.
R5F104GJDFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GJDFB#V0 FAQ
1.How can I place an order for R5F104GJDFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GJDFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GJDFB#V0 reliable?
The price and inventory of R5F104GJDFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GJDFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F104GJDFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GJDFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GJDFB#V0?
R5F104GJDFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GJDFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GJDFB#V0?
For technical support, including R5F104GJDFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GJDFB#V0 requirements.
6.How does Aetrix verify that R5F104GJDFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104GJDFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GJDFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F104GJDFB#V0?
All R5F104GJDFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GJDFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GJDFB#V0 part is unused and in its original packaging.
Return procedure for R5F104GJDFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GJDFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

