Renesas R5F104GJGNA#20
- Part No.:
- R5F104GJGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GJGNA#20.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:550
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GJGNA#20 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 192 KB flash, 8 KB data flash, and 20 KB RAM, operating at 32 MHz (44 DMIPS), featuring ultra-low-power operation (66 μA/MHz active, 0.60 μA RTC+LVD mode), integrated 10-bit ADC (20 channels), UART/SPI/I²C interfaces, and real-time clock - deployed in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104GJGNA#20 datasheet, R5F104GJGNA#20 pinout, R5F104GJGNA#20 application, or R5F104GJGNA#20 equivalent, this page delivers verified package mapping (HWQFN-48, 0.5 mm pitch), confirmed pin functions per Renesas R01DS0053EJ0370, exact memory configuration (192 KB code flash / 8 KB data flash / 20 KB RAM), and validated alternative options for industrial-grade embedded designs requiring extended temperature support (−40°C to +105°C).
Technical Context
The R5F104GJGNA#20 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode), plus multiply/divide/accumulate instructions and 1 MB address space. It integrates a 12-bit interval timer, calendar-based RTC with alarm and correction, and watchdog timer powered by dedicated low-speed oscillator.
Peripheral subsystems include Data Transfer Controller (DTC) with chain transfer, Event Link Controller (ELC) linking up to 26 event sources to peripherals, and simplified SPI (CSI), UART/LIN, and I²C interfaces totaling 17 serial channels across configurable instances - all operating within 1.6–5.5 V supply range and −40°C to +105°C ambient temperature (G-grade).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 192 KB code flash (1 KB block size), supports self-programming with boot swap |
| Data Flash | 8 KB data flash with background operation (BGO), 1M rewrite cycles (TYP) |
| RAM | 20 KB on-chip RAM, used by flash library starting at F9F00H |
| ADC | 10-bit resolution A/D converter with 20 analog inputs and internal 1.45 V reference |
| Operating Temp | −40°C to +105°C (G-grade industrial qualification) |
| Supply Voltage | 1.6 V to 5.5 V single-supply operation, enabling direct interface with 1.8/2.5/3.3 V logic |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD), SNOOZE modes supported |
Pinout & Package
Package: HWQFN-48, 7 × 7 mm body, 0.5 mm pitch, exposed die pad (recommended connection to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit, timer input, and debug clock input; supports TTL-level communication |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive and timer output; enables full-duplex serial with hardware flow control |
| P10–P17 | CSI1/SPI1, UART2, I²C2, D/A, comparator, and interrupt I/O | Multi-function group supporting simultaneous peripheral use via PIOR register remapping |
| P20–P27 | ANI0–ANI7 / AVREFP/AVREFM / ANO0/ANO1 | Eight analog input channels with differential reference capability and two analog outputs |
| P30–P31 | RTC1HZ / SCK00 / INTP3 / TI03 / TO03 / PCLBUZ0 | Real-time clock output, SPI master clock, and dual timer I/O for buzzer or PWM generation |
| P50–P51 | RxD0 / SI00 / INTP1 / TxD0 / SO00 / INTP2 | Dedicated debug UART (TOOLRxD/TOOLTxD) and primary SPI0 interface with interrupt support |
| P60–P62 | SCLA0 / SDAA0 / SSI00 | I²C master/slave interface and synchronous serial interface for external EEPROM or sensors |
| P120–P124 | VCOUT0 / X1 / X2 / XT1 / XT2 | Crystal oscillator connections for main system clock (1–20 MHz) and sub-system clock (32.768 kHz) |
| RESET / REGC / VDD / VSS | Reset input / regulator capacitor / power / ground | REGC requires 0.47–1 µF capacitor to VSS; VDD/VSS pair supports decoupling for low-noise operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP modes | Enables battery life extension in always-on sensor nodes without sacrificing wake-up responsiveness |
| On-chip data flash with BGO | Allows firmware updates or logging while executing application code from main flash memory |
| Event Link Controller (ELC) | Eliminates CPU intervention for peripheral triggering (e.g., ADC start on timer match), reducing latency and ISR load |
| Hardware CRC calculation unit | Accelerates checksum computation for firmware integrity verification and secure boot validation |
| Multi-voltage I/O interface | Supports direct connection to 1.8 V, 2.5 V, or 3.3 V peripherals without level shifters |
| Integrated RTC with calendar | Provides accurate timekeeping over 99 years with alarm and automatic clock correction for crystal drift |
Applications
| Industrial Motor Control | Smart Energy Metering |
|---|---|
|
Use Scenario: Closed-loop speed regulation of BLDC fans using hall-effect feedback and PWM-driven gate drivers. IC Role / Device Role / Timing Role: Main controller executing PID algorithm, generating 3-phase PWM, sampling current/voltage via 10-bit ADC, and communicating via UART/LIN to host MCU. Use Value: 192 KB flash accommodates motor control firmware + safety diagnostics; 0.60 μA STOP mode enables rapid wake-on-event response during standby. |
Use Scenario: Residential electricity meter with tamper detection, pulse counting, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, RTC-based billing intervals, EEPROM logging, and isolated UART interface. Use Value: Integrated 8 KB data flash stores tariff tables and consumption history; G-grade temp rating ensures reliability in outdoor meter enclosures. |
| Wireless Sensor Node | Programmable Logic Controller (PLC) I/O Module |
|
Use Scenario: Battery-powered environmental monitor transmitting temperature/humidity via BLE or Sub-GHz RF. IC Role / Device Role / Timing Role: Sensor aggregator with 20-channel ADC, RTC-triggered sampling, and low-power UART to RF transceiver. Use Value: 66 μA/MHz active current extends coin-cell life; SNOOZE mode allows background ADC conversion during CPU sleep. |
Use Scenario: DIN-rail mounted digital I/O expansion module with opto-isolated inputs and relay drivers. IC Role / Device Role / Timing Role: Interface controller handling 16-channel GPIO, SPI to isolation ICs, watchdog supervision, and Modbus RTU over RS-485. Use Value: ELC links timer events to GPIO toggling for precise pulse-width modulation; 48-pin HWQFN provides robust thermal performance under continuous load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GLGNA#20 | 384 KB flash, 32 KB RAM, same 48-pin HWQFN-0.5 mm package and G-grade temp rating | Required when firmware exceeds 192 KB or additional RAM is needed for complex protocol stacks | Select for future-proofing or larger application code footprint; pin-compatible with identical layout |
| R5F104GJGFB#30 | Same 192 KB/8 KB/20 KB configuration but in 48-pin LFQFP-0.5 mm package (7×7 mm) | Preferred where reflow compatibility with legacy QFP footprints or manual inspection is required | Choose for ease of prototyping or compatibility with existing QFP tooling; identical functionality and timing |
Compared with R5F104GJGNA#20, R5F104GLGNA#20 offers scalable memory for evolving firmware, while R5F104GJGFB#30 provides identical electrical behavior in a different mechanical form factor - both retain full peripheral compatibility, G-grade qualification, and RL78/G14 instruction set alignment.
Availability
R5F104GJGNA#20 is available at Aetrix Electronics and suitable for industrial motor control, smart energy metering, wireless sensor nodes, and PLC I/O modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104GJGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer applications demanding high integration, extended temperature operation, and robust firmware security features.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104GJGNA#20?
The R5F104GJGNA#20 operates at up to 32 MHz with a measured performance of 44 DMIPS. This value is derived from the RL78 CPU core's 3-stage pipeline architecture and instruction mix benchmarking per Renesas documentation. The R5F104GJGNA#20 achieves this performance within its 1.6–5.5 V supply range and −40°C to +105°C operating envelope.
Does the R5F104GJGNA#20 support background data flash rewriting while executing code from main flash?
Yes, the R5F104GJGNA#20 supports background operation (BGO) for data flash. Instructions can be fetched and executed from code flash memory while simultaneously rewriting the 8 KB data flash area. This capability is confirmed in the R01DS0053EJ0370 datasheet and enables seamless firmware updates or parameter logging without halting application execution.
What package type and pin count does the R5F104GJGNA#20 use, and is the exposed die pad electrically connected?
The R5F104GJGNA#20 uses a 48-pin HWQFN package (7 × 7 mm, 0.5 mm pitch) with an exposed die pad. Per Renesas R01DS0053EJ0370 Section 1.3.6, the exposed pad is recommended to be connected to VSS for optimal thermal and electrical performance - it is not left floating and serves as a supplementary ground path.
Which analog peripherals are integrated into the R5F104GJGNA#20, and what are their key specifications?
The R5F104GJGNA#20 integrates a 10-bit A/D converter with up to 20 input channels, internal 1.45 V reference voltage, and temperature sensor. It also includes an 8-bit D/A converter (up to two channels, 0–VDD output range) and up to two comparators with selectable internal/external reference and window mode. All are fully operational across the −40°C to +105°C temperature range.
How does the Event Link Controller (ELC) enhance real-time performance in the R5F104GJGNA#20?
The ELC in the R5F104GJGNA#20 enables direct hardware-level linking of 19–26 event sources (e.g., timer overflow, ADC end-of-conversion) to peripheral functions (e.g., trigger ADC scan, start DMA transfer) without CPU involvement. This reduces interrupt latency, lowers CPU utilization, and improves deterministic timing - critical for motor control and sensor synchronization tasks in the R5F104GJGNA#20.
R5F104GJGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GJGNA#20 FAQ
1.How can I place an order for R5F104GJGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GJGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GJGNA#20 reliable?
The price and inventory of R5F104GJGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GJGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104GJGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GJGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GJGNA#20?
R5F104GJGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GJGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GJGNA#20?
For technical support, including R5F104GJGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GJGNA#20 requirements.
6.How does Aetrix verify that R5F104GJGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104GJGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GJGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104GJGNA#20?
All R5F104GJGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GJGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GJGNA#20 part is unused and in its original packaging.
Return procedure for R5F104GJGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GJGNA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

