My Inquiry
My Account
Renesas R5F104GKANA#U0
- Part No.:
- R5F104GKANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GKANA#U0.pdf
- Description:
- IC MCU 16BIT 384KB FLASH 48HWQFN
- Quantity:
- Payment:
- Shipping:
Inventory:3,159
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GKANA#U0 from Renesas Electronics is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 256 KB flash, 8 KB data flash, and 24 KB RAM, operating from 1.6 V to 5.5 V at up to 32 MHz (44 DMIPS), featuring ultra-low-power HALT/STOP/SNOOZE modes, integrated RTC, and 10-bit ADC with 20 channels - deployed in battery-powered industrial sensor nodes and smart metering interfaces.
For engineers reviewing the R5F104GKANA#U0 datasheet, R5F104GKANA#U0 pinout, R5F104GKANA#U0 application, or R5F104GKANA#U0 equivalent, key selection criteria include its 256 KB code flash density, 48-pin 0.5 mm pitch HWQFN package with exposed thermal pad, -40°C to +105°C industrial temperature grade (G), and support for background data flash rewriting during program execution.
Technical Context
The R5F104GKANA#U0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions with 1 MB address space. It integrates a configurable Event Link Controller (ELC) enabling direct peripheral-to-peripheral event routing without CPU intervention.
Its power management includes on-chip POR, 14-level LVD with interrupt/reset options, and true low-power operation: 66 μA/MHz active current and 0.60 μA in RTC+LVD-only mode. The high-accuracy ±1.0% on-chip oscillator supports 12 selectable frequencies from 1 MHz to 64 MHz across full voltage and temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space, 44 DMIPS @ 32 MHz |
| Memory | 256 KB code flash (1 KB blocks), 8 KB data flash (1M rewrite cycles), 24 KB RAM |
| Operating Range | 1.6 V to 5.5 V supply; -40°C to +105°C ambient (industrial G-grade) |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD), SNOOZE (flash-programmable wake-up) |
| Analog Peripherals | 10-bit ADC (20 ch, internal 1.45 V ref, temp sensor), 8-bit DAC (2 ch, 0–VDD output) |
| Serial Interfaces | 3–4 UART/LIN, 3–8 CSI (SPI-compatible), 4–10 I²C, all with hardware flow control |
| Timers & Clock | 12× 16-bit timers (TAU/RA/RD/RG), 12-bit interval timer, calendar RTC, watchdog timer |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch) with exposed thermal pad (recommended to connect to VSS). Pin count and function mapping confirmed per Renesas datasheet R01DS0053EJ0340 Rev. 3.40, Section 1.3.6.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz crystal for RTC; requires external load capacitors |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives 32.768 kHz crystal; also accepts external clock signal up to 1 MHz |
| REGC | Regulator capacitor terminal | Must be connected to VSS via 0.47–1 μF capacitor for internal voltage regulator stability |
| P137 / INTP0 | Interrupt input 0 | Dedicated edge-triggered interrupt pin with programmable sensitivity; used for system wake-up |
| P60 / SCLA0 | I²C bus clock line | Open-drain output with internal pull-up; supports standard/fast-mode I²C up to 400 kHz |
| P61 / SDAA0 | I²C bus data line | Open-drain bidirectional line; shares same bus as P60 with automatic arbitration |
| P20 / ANI0 / AVREFP | Analog input / ADC reference positive | Primary analog input channel; doubles as ADC VREF+ when external reference is disabled |
| P21 / ANI1 / AVREFM | Analog input / ADC reference negative | Secondary analog input; serves as ADC VREF− for differential measurements |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming flash | Boot swap and flash shield window functions enable secure firmware updates without external programmer |
| Background data flash rewrite | Execute code from main flash while rewriting data flash - no CPU stall or interrupt latency penalty |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events (e.g., ADC EOC → DMA trigger) eliminates CPU polling |
| Real-time clock with calendar | 99-year calendar, alarm, and auto-correction for crystal drift - operates in STOP mode at 0.60 μA |
| Dual-voltage I/O interface | Supports 1.8/2.5/3.0 V logic level interfacing without external level shifters |
| On-chip BCD correction | Hardware-accelerated binary-to-BCD conversion for display drivers and metering applications |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
|
Use Scenario: Two-way communication and tariff calculation in DIN-rail mounted electricity meters with tamper detection. IC Role / Device Role / Timing Role: Main controller managing metrology IC interface (SPI), LCD driver, IR/PLC communication, and RTC-based billing cycles. Use Value: 256 KB flash stores dual tariff tables and firmware updates; 0.60 μA STOP mode enables >10-year battery backup for real-time clock and tamper logging. |
Use Scenario: Wireless vibration/temperature node in predictive maintenance systems with local FFT preprocessing. IC Role / Device Role / Timing Role: Signal acquisition hub aggregating analog sensor data, performing time-domain analysis, and triggering BLE/Wi-Fi transmission. Use Value: 20-channel 10-bit ADC samples multi-axis accelerometers simultaneously; ELC links ADC end-of-conversion to DMA for zero-CPU-load data transfer to RAM. |
| Home Appliance Control | Building Automation Panel |
|
Use Scenario: Motor control and user interface in inverter-driven HVAC systems with touch sensing and fault diagnostics. IC Role / Device Role / Timing Role: System-on-chip managing compressor PWM, thermistor readings, capacitive touch keys, and CAN/LIN bus communication. Use Value: Integrated 8-bit DAC drives analog front-end biasing; 4× UARTs support simultaneous LIN motor control and diagnostic port access. |
Use Scenario: Distributed lighting control panel with DALI-2 gateway, occupancy sensing, and daylight harvesting. IC Role / Device Role / Timing Role: Central coordinator translating DALI commands to PWM dimming, reading ambient light sensors, and logging energy usage. Use Value: 8 KB data flash stores 30 days of energy logs with 1M write endurance; RTC calendar enables scheduled dimming profiles across seasons. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GLANA#U0 | Same 48-pin HWQFN package, 384 KB flash, 32 KB RAM, identical peripherals and pinout | Higher memory headroom for OTA firmware updates and larger protocol stacks (e.g., Matter over Thread) | Select when future firmware growth or additional RTOS services require >256 KB flash |
| R5F104GKAFB#30 | Same 256 KB flash, 24 KB RAM, but 48-pin LFQFP (7×7 mm, 0.5 mm pitch), different thermal pad and land pattern | Preferred for manual assembly or reflow processes incompatible with HWQFN exposed pad handling | Choose for legacy PCB designs using LQFP footprints or where thermal pad soldering yield is a concern |
Compared with R5F104GKANA#U0, R5F104GLANA#U0 offers scalable memory without changing layout, while R5F104GKAFB#30 retains identical functionality in a more assembly-friendly package - both preserve full software compatibility and peripheral register mapping.
Availability
R5F104GKANA#U0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart metering interfaces, and building automation panels requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for R5F104GKANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications - optimized for battery-operated devices, home appliances, and industrial controls needing robust timing, analog integration, and secure firmware update capability.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104GKANA#U0?
The R5F104GKANA#U0 operates at up to 32 MHz with a peak performance of 44 DMIPS. Its RL78 CPU core achieves this with a 3-stage pipeline and supports variable instruction timing - minimum execution time is 0.03125 μs at 32 MHz using the high-speed on-chip oscillator. The device maintains ±1.0% oscillator accuracy across 1.6–5.5 V and -40°C to +105°C.
Does the R5F104GKANA#U0 support in-system programming and secure firmware updates?
Yes, the R5F104GKANA#U0 supports full in-system programming via on-chip debug interface and includes boot swap functionality for atomic firmware updates. It implements flash shield window protection to prevent unauthorized read/write access to designated memory regions, and block erase prohibition enhances security against malicious reprogramming.
How many analog input channels does the R5F104GKANA#U0 support, and what is the ADC resolution?
The R5F104GKANA#U0 integrates a 10-bit successive approximation ADC with up to 20 analog input channels (ANI0–ANI19). It includes an internal 1.45 V reference voltage and a calibrated temperature sensor, enabling accurate sensor measurements without external references. Input voltage range is 0 V to VDD, with support for single-ended and pseudo-differential modes.
What low-power modes are available on the R5F104GKANA#U0, and what is the lowest current consumption?
The R5F104GKANA#U0 offers HALT, STOP, and SNOOZE low-power modes. In STOP mode with only RTC and LVD active, it consumes just 0.60 μA - verified across -40°C to +105°C. HALT mode draws 66 μA per MHz of active CPU operation. Wake-up from any mode is supported via multiple sources including INTP pins, RTC alarms, and peripheral events routed through the ELC.
Is the R5F104GKANA#U0 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104GKANA#U0 is fully pin-compatible with all other 48-pin HWQFN RL78/G14 variants (e.g., R5F104GLANA#U0, R5F104GJANA#U0), sharing identical pin functions, electrical characteristics, and land pattern requirements. This allows seamless migration between memory configurations without PCB redesign - only firmware and configuration registers need adjustment.
R5F104GKANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GKANA#U0 FAQ
1.How can I place an order for R5F104GKANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GKANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GKANA#U0 reliable?
The price and inventory of R5F104GKANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GKANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104GKANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GKANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GKANA#U0?
R5F104GKANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GKANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GKANA#U0?
For technical support, including R5F104GKANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GKANA#U0 requirements.
6.How does Aetrix verify that R5F104GKANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104GKANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GKANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104GKANA#U0?
All R5F104GKANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GKANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GKANA#U0 part is unused and in its original packaging.
Return procedure for R5F104GKANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GKANA#U0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
