Renesas R5F104GKGNA#20
- Part No.:
- R5F104GKGNA#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GKGNA#20.pdf
- Description:
- IC MCU 16BIT 384KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:475
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GKGNA#20 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 384 KB flash, 8 KB data flash, 24 KB RAM, and industrial-grade operation up to +105°C. It delivers 44 DMIPS at 32 MHz, consumes 66 μA/MHz active and 0.60 μA in RTC+LVD-only mode, and integrates UART, I²C, SPI, 12-bit RTC, 10-bit ADC (20 ch), and DTC/ELC peripherals for embedded control in power-constrained industrial systems.
For engineers reviewing the R5F104GKGNA#20 datasheet, R5F104GKGNA#20 pinout, R5F104GKGNA#20 application, or R5F104GKGNA#20 equivalent, key selection criteria include its 384 KB code flash capacity, G-grade temperature range (−40 to +105°C), HWQFN-48 7×7 mm 0.5 mm pitch package, and support for background data flash rewriting with 1M-cycle endurance.
Technical Context
The R5F104GKGNA#20 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). It features dual-clock domains: high-speed on-chip oscillator (selectable 1–64 MHz, ±1.0% accuracy) and subsystem clock for ultra-low-power RTC/LVD operation.
Peripheral integration includes Event Link Controller (ELC) enabling hardware-triggered peripheral chaining without CPU intervention, Data Transfer Controller (DTC) supporting block/repeat transfers activated by 19–26 event sources, and simplified SPI (CSI), UART/LIN, and I²C interfaces with flexible pin remapping via PIOR registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 384 KB code flash + 8 KB data flash; 1 KB erase blocks; 1M write cycles (data flash) |
| RAM | 24 KB on-chip RAM; supports flash library operations from FE900H start address |
| Operating Voltage | 1.6 V to 5.5 V; enables direct interface with 1.8/2.5/3.3 V logic |
| Temperature Range | −40°C to +105°C (G-grade industrial qualification) |
| Power Consumption | 66 μA/MHz active; 0.60 μA in HALT mode with RTC + LVD only |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V reference, temp sensor); 8-bit DAC (2 ch, 0–VDD output) |
| Timers & Clock | 12-channel 16-bit TAU + 1-channel 12-bit interval timer + calendar RTC (99-year, alarm, correction) |
Pinout & Package
Package: HWQFN-48, 7 × 7 mm body, 0.5 mm pitch, exposed die pad (recommended connection to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to low-frequency crystal (32.768 kHz) for RTC precision timing |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal; also accepts external clock up to 20 MHz for system clock source |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 µF capacitor to VSS for internal voltage regulator stability |
| P50 / INTP1 / SI00 / RxD0 | Multi-function serial input / interrupt pin | Primary UART0 receive; configurable as SPI slave input or I²C data line |
| P147 / ANI18 / VCOUT1 | Analog input / comparator output | Supports analog sensing or comparator output for overvoltage/undervoltage detection |
| P60 / SCLA0 | I²C clock line | Dedicated SCL for I²C channel 0; open-drain, supports 100/400 kHz modes |
| P61 / SDAA0 | I²C data line | Dedicated SDA for I²C channel 0; open-drain, supports standard/fast-mode protocols |
| P30 / INTP3 / RTC1HZ / SCK00 | RTC interrupt / SPI clock | Provides 1 Hz RTC tick output; doubles as SPI master clock for channel 0 |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming with boot swapping | Enables safe firmware updates via dual-bank flash management without runtime interruption |
| Background data flash rewriting (BGO) | Allows CPU to execute code from program memory while data flash is being rewritten |
| Event Link Controller (ELC) | Hardware-based peripheral linking eliminates CPU overhead for time-critical signal chains (e.g., ADC→DMA→UART) |
| Ultra-low-power STOP/HALT/SNOOZE modes | Reduces active current to sub-μA levels while retaining RAM, RTC, and LVD functionality |
| Peripheral I/O redirection (PIOR) | Enables dynamic remapping of serial, timer, and interrupt functions to alternate pins without PCB change |
| On-chip voltage detector (LVD) | 14-level programmable reset/interrupt threshold ensures reliable brown-out protection across supply ranges |
Applications
| Motor Control System | Industrial Sensor Node |
|---|---|
Use Scenario: Brushless DC motor drive with closed-loop speed regulation and fault monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via TAU timers, and sampling current/voltage via 10-bit ADC. Use Value: 384 KB flash accommodates complex motor control firmware; 66 μA/MHz efficiency extends battery life in portable tools; RTC enables scheduled maintenance logging. | Use Scenario: Wireless temperature/humidity node with local data aggregation and low-power wake-up. IC Role / Device Role / Timing Role: Sensor hub interfacing with I²C sensors, performing ADC conversions, and managing RF transceiver sleep/wake cycles via ELC-triggered events. Use Value: BGO allows sensor data logging to data flash while maintaining real-time communication; −40 to +105°C rating ensures reliability in harsh factory environments. |
| Smart Energy Meter | Building Automation Controller |
Use Scenario: DIN-rail mounted meter with tamper detection, energy accumulation, and optical/RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations (via ADC/DAC), secure data storage (flash shield window), and dual UART (LIN + RS-485 physical layer). Use Value: Flash security prevents unauthorized firmware modification; 8 KB data flash stores 30+ days of tariff data with 1M-cycle endurance; LVD ensures accurate metering during brownouts. | Use Scenario: HVAC zone controller managing fan speed, valve position, and occupancy sensing. IC Role / Device Role / Timing Role: Real-time coordinator using RTC calendar for scheduling, DTC for sensor-to-PWM transfer, and comparator for window-based occupancy detection. Use Value: SNOOZE mode reduces average current to <10 μA between HVAC cycles; peripheral remapping simplifies layout for multiple board variants; 24 KB RAM buffers multi-sensor fusion data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GLGNA#20 | Same package and pinout; 384 KB flash but 32 KB RAM (vs. 24 KB) and 8 KB data flash | Better suited for applications requiring larger RAM buffers (e.g., protocol stacks, audio processing) | Select when additional RAM is needed without changing PCB layout or firmware architecture |
| R5F104GJGNA#20 | Same package and pinout; 256 KB flash, 20 KB RAM, 8 KB data flash - lower density variant | Targeted at cost-sensitive designs where 384 KB flash is unnecessary | Choose for reduced BOM cost where firmware size remains under 256 KB and RAM needs ≤20 KB |
Compared with R5F104GKGNA#20, R5F104GLGNA#20 offers +8 KB RAM for enhanced multitasking without layout changes, while R5F104GJGNA#20 reduces flash capacity by 128 KB to lower unit cost - both maintain identical G-grade temperature, HWQFN-48 packaging, and peripheral feature set.
Availability
R5F104GKGNA#20 is available at Aetrix Electronics and suitable for industrial motor drives, smart metering systems, and building automation controllers requiring stable component supply, long-term lifecycle support, and guaranteed G-grade temperature compliance.
Supply support for R5F104GKGNA#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer applications requiring extended battery life, robust peripheral integration, and seamless migration from legacy 8-bit platforms.
FAQ
What is the maximum operating frequency and associated performance of the R5F104GKGNA#20?
The R5F104GKGNA#20 operates at up to 32 MHz with its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. Its minimum instruction execution time is 0.03125 µs at 32 MHz, and it supports slower clock domains down to 32.768 kHz for ultra-low-power RTC operation. The RL78 core's 3-stage pipeline ensures deterministic timing critical for real-time control tasks executed by the R5F104GKGNA#20.
Does the R5F104GKGNA#20 support in-system programming and secure firmware updates?
Yes, the R5F104GKGNA#20 supports full in-system programming via on-chip debug interface and implements boot swapping for secure firmware updates. Its flash shield window function prohibits unauthorized block erasure or rewriting, and self-programming capabilities allow field upgrades without external programmers. These features ensure safe, authenticated firmware deployment essential for certified industrial deployments of the R5F104GKGNA#20.
What analog peripherals are integrated into the R5F104GKGNA#20 and how are they configured?
The R5F104GKGNA#20 integrates a 10-bit ADC with 20 input channels, internal 1.45 V reference, and on-chip temperature sensor; an 8-bit DAC with two output channels (0–VDD range); and up to two comparators with selectable internal/external references. Configuration is performed via dedicated control registers (ADCR, DACR, CMPR), and conversion results are accessible via memory-mapped registers or DMA transfer - all fully supported in the R5F104GKGNA#20's hardware architecture.
How does the R5F104GKGNA#20 manage power in battery-operated applications?
The R5F104GKGNA#20 achieves industry-leading low-power operation with 66 μA/MHz active current and 0.60 μA in HALT mode (RTC + LVD only). It supports three ultra-low-power states: STOP (RAM retention, deep sleep), HALT (RTC/LVD active), and SNOOZE (peripheral operation with CPU halted). Voltage detector (LVD) thresholds are programmable across 14 levels, enabling precise brown-out response - critical for reliable operation in energy-harvesting or coin-cell-powered systems using the R5F104GKGNA#20.
Is the R5F104GKGNA#20 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104GKGNA#20 is pin-compatible with all RL78/G14 devices in the HWQFN-48 package (e.g., R5F104GLGNA#20, R5F104GJGNA#20), sharing identical pin count, pitch, footprint, and basic I/O functionality. Peripheral assignments may differ slightly due to variant-specific feature enablement, but pin roles (power, reset, clocks, serial interfaces) remain consistent - enabling hardware reuse across firmware variants without PCB redesign for the R5F104GKGNA#20.
R5F104GKGNA#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 384KB (384K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GKGNA#20 FAQ
1.How can I place an order for R5F104GKGNA#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GKGNA#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GKGNA#20 reliable?
The price and inventory of R5F104GKGNA#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GKGNA#20 is usually 5 days.
3.What payment methods are accepted for R5F104GKGNA#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GKGNA#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GKGNA#20?
R5F104GKGNA#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GKGNA#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GKGNA#20?
For technical support, including R5F104GKGNA#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GKGNA#20 requirements.
6.How does Aetrix verify that R5F104GKGNA#20 is sourced from the original manufacturer or authorized distributors?
All R5F104GKGNA#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GKGNA#20 meets industry standards.
7.What is the process for return or replacement of R5F104GKGNA#20?
All R5F104GKGNA#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GKGNA#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GKGNA#20 part is unused and in its original packaging.
Return procedure for R5F104GKGNA#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GKGNA#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

