Renesas R5F104GLAFB#30
- Part No.:
- R5F104GLAFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-LQFP
- Datasheet:
-
R5F104GLAFB#30.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 48LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GLAFB#30 from Renesas is a 48-pin LFQFP-packaged 16-bit RL78/G14 microcontroller with 128 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6 V to 5.5 V across -40°C to +105°C industrial temperature range. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates 10-bit ADC (16 channels), UART/SCI/I²C interfaces, and real-time clock for embedded control in motor drives and sensor nodes.
For engineers reviewing the R5F104GLAFB#30 datasheet, R5F104GLAFB#30 pinout, R5F104GLAFB#30 application, or R5F104GLAFB#30 equivalent, key selection criteria include its 48-pin LFQFP-0.5 mm pitch package, industrial-grade temperature rating (G suffix), integrated DTC and ELC peripherals for deterministic event handling, and support for background data flash rewriting with 1M-cycle endurance.
Technical Context
The R5F104GLAFB#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). It includes dedicated hardware accelerators for multiply/divide/accumulate operations and a 1 MB address space with four register banks.
Its peripheral subsystem integrates an Event Link Controller (ELC) enabling direct signal routing between 19–26 event sources and target functions without CPU intervention, and a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes activated by interrupt sources-including chain transfer for multi-step memory operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Clock Speed | 32 MHz (44 DMIPS); high-speed on-chip oscillator selectable from 1–64 MHz with ±1.0% accuracy |
| Memory | 128 KB code flash (1 KB blocks), 8 KB data flash (1M rewrite cycles), 12 KB RAM |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 16 input channels, internal 1.45 V reference, and temperature sensor |
| Digital Interfaces | 3× UART/SCI (LIN-capable), 4–10× I²C/simplified I²C, 3–8× CSI (SPI-compatible), 12× 16-bit timers |
| Operating Range | 1.6 V to 5.5 V supply; -40°C to +105°C ambient (G-grade industrial) |
Pinout & Package
Package: 48-pin LFQFP (7 × 7 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade (G-suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trace clock A - supports debug and timing-critical comms |
| P16 | RxD0 / TI01 / TO01 / INTP5 | UART receive with timer capture and external interrupt - enables dual-role serial interface with precise edge detection |
| P60 | SCLA0 | I²C bus clock line - configurable as master or slave, supports standard/fast-mode speeds up to 400 kHz |
| P121 / P122 | X1 / X2 | Crystal oscillator inputs for 32.768 kHz RTC crystal - enables calendar-based timekeeping with alarm and correction |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; accepts external debounced signal or POR/LVD assertion |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 µF capacitor to VSS for stable on-chip voltage regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA current draw while maintaining RTC and LVD functionality - enables decade-scale battery operation in metering |
| Background data flash rewrite | Execute code from flash while rewriting data flash (BGO); eliminates runtime interruption during firmware updates |
| Event Link Controller (ELC) | Hardware routing of 19–26 event signals to peripherals - removes CPU polling overhead and guarantees sub-µs latency |
| On-chip debug with flash shield | Secure self-programming with boot swapping and window-based protection - prevents unauthorized code read/write access |
| Dual-voltage I/O capability | Interface directly with 1.8 V, 2.5 V, or 3.0 V logic without level shifters - simplifies mixed-voltage system design |
Applications
| Motor Control System | Smart Energy Meter |
|---|---|
Use Scenario: Closed-loop BLDC motor drive with Hall sensor feedback and PWM generation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing 12× 16-bit timers for synchronized PWM, and sampling ADC at 100 kSPS. Use Value: Integrated DTC offloads ADC-to-PWM synchronization; ELC triggers timer reload on Hall edge - eliminates jitter and improves torque ripple <1.5%. | Use Scenario: DIN-rail mounted electricity meter with metrology IC interface, RTC logging, and RS-485 communication. IC Role / Device Role / Timing Role: System manager handling SPI metrology reads, calendar-aware data storage, and LIN/UART protocol stack. Use Value: 0.60 μA STOP mode extends lithium battery life to >10 years; 8 KB data flash stores 36 months of tariff data with 1M-cycle endurance. |
| Industrial Sensor Node | Home Appliance Control |
Use Scenario: Wireless temperature/humidity node with I²C sensor, BLE MCU interface, and wake-on-event. IC Role / Device Role / Timing Role: Sensor aggregator with low-power sleep, periodic ADC sampling, and GPIO-triggered wake via INTP pins. Use Value: HALT/STOP modes reduce average current to 2.1 μA; 16-channel ADC supports simultaneous multi-sensor acquisition without external MUX. | Use Scenario: Washing machine main board controlling motor, water valves, display, and safety interlocks. IC Role / Device Role / Timing Role: Real-time sequencer managing 3× UARTs (inverter, display, diagnostic), buzzer output, and 12-bit interval timer for cycle timing. Use Value: On-chip PCLBUZ0/1 generators eliminate external driver ICs; 44 DMIPS handles PID loops and UI rendering concurrently. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GHAFB#30 | Same 48-pin LFQFP package, 192 KB flash, 20 KB RAM, identical peripherals and pinout | Higher flash/RAM supports larger RTOS footprint and OTA update partitioning | Select when firmware exceeds 128 KB or requires dual-bank secure boot |
| R5F104GLGFB#30 | Identical flash/RAM/peripherals; G-grade (-40°C to +105°C) but packaged in LFQFP with different lead finish (matte Sn vs. Pb-free NiPdAu) | Same functional performance; qualified for extended reflow profiles per J-STD-020 | Select when JEDEC moisture sensitivity level (MSL3) compliance or alternate surface finish is required |
Compared with R5F104GLAFB#30, R5F104GHAFB#30 provides headroom for complex connectivity stacks, while R5F104GLGFB#30 offers identical electrical behavior with alternate process qualification - both retain full pin and code compatibility without PCB changes.
Availability
R5F104GLAFB#30 is available at Aetrix Electronics and suitable for industrial motor control, smart metering, sensor node deployment, and home appliance manufacturing requiring stable component supply across long product lifecycles.
Supply support for R5F104GLAFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose embedded applications - emphasizing energy efficiency, integrated analog, and deterministic real-time response in compact packages.
FAQ
What is the maximum operating frequency and associated DMIPS rating for the R5F104GLAFB#30?
The R5F104GLAFB#30 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating is achieved using the RL78 CPU core's 3-stage pipeline and optimized instruction set, including hardware multiply/divide support. The high-speed on-chip oscillator ensures stable timing without external crystals for many applications, and the 32 MHz speed is fully supported across the device's entire industrial temperature range (-40°C to +105°C).
Does the R5F104GLAFB#30 support background data flash rewriting while executing application code?
Yes, the R5F104GLAFB#30 supports Background Operation (BGO) for data flash rewriting. During BGO, the CPU can execute instructions from program memory while the data flash is being rewritten - enabling seamless firmware updates or parameter storage without halting real-time tasks. The data flash has a rated endurance of 1,000,000 write cycles and operates across the full 1.8–5.5 V supply range.
What are the key power-saving modes available on the R5F104GLAFB#30, and what is the lowest achievable current draw?
The R5F104GLAFB#30 offers HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it achieves 0.60 μA typical current draw at 25°C - verified across the full -40°C to +105°C range. This ultra-low quiescent current enables battery-powered applications like utility meters and wireless sensors to operate for over a decade on primary lithium cells.
How many analog input channels does the integrated 10-bit ADC support on the R5F104GLAFB#30?
The R5F104GLAFB#30 integrates a 10-bit successive-approximation ADC with up to 16 analog input channels (ANI0–ANI18, excluding reserved pins). It includes an internal 1.45 V reference voltage and an on-die temperature sensor, allowing direct thermal monitoring without external components. Input voltage range is 0 V to VDD, supporting single-ended or differential configurations depending on pin assignment.
Is the R5F104GLAFB#30 pin-compatible with other RL78/G14 variants in the same 48-pin LFQFP package?
Yes, the R5F104GLAFB#30 is pin-compatible with all RL78/G14 devices in the 48-pin LFQFP (0.5 mm pitch) package, including R5F104GHAFB#30, R5F104GJAFB#30, and R5F104GKAFB#30. Pin functions, power domains, and peripheral mappings are consistent across this package group, enabling drop-in replacement for memory or feature scaling - provided software accommodates differences in flash size, RAM allocation, and optional peripherals.
R5F104GLAFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GLAFB#30 FAQ
1.How can I place an order for R5F104GLAFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GLAFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GLAFB#30 reliable?
The price and inventory of R5F104GLAFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GLAFB#30 is usually 5 days.
3.What payment methods are accepted for R5F104GLAFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GLAFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GLAFB#30?
R5F104GLAFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GLAFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GLAFB#30?
For technical support, including R5F104GLAFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GLAFB#30 requirements.
6.How does Aetrix verify that R5F104GLAFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F104GLAFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GLAFB#30 meets industry standards.
7.What is the process for return or replacement of R5F104GLAFB#30?
All R5F104GLAFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GLAFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GLAFB#30 part is unused and in its original packaging.
Return procedure for R5F104GLAFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GLAFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

