Renesas R5F104GLANA#U0
- Part No.:
- R5F104GLANA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F104GLANA#U0.pdf
- Description:
- IC MCU 16BIT 512KB FLASH 48HWQFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,709
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104GLANA#U0 from Renesas is a 48-pin HWQFN-packaged 16-bit RL78/G14 microcontroller with 512 KB flash, 48 KB RAM, and 8 KB data flash, operating from 1.6 V to 5.5 V across -40°C to +105°C industrial temperature range. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates dual A/D converters (10-bit, 20-channel), UART/LIN, I²C, CSI, and real-time clock for embedded control in motor drives and sensor nodes.
For engineers reviewing the R5F104GLANA#U0 datasheet, R5F104GLANA#U0 pinout, R5F104GLANA#U0 application, or R5F104GLANA#U0 equivalent, key selection criteria include its industrial-grade temperature rating (−40°C to +105°C), 48-pin 0.5 mm pitch HWQFN package, integrated data flash with 1M rewrite cycles, background operation capability, and support for LIN bus communication in automotive body electronics.
Technical Context
The R5F104GLANA#U0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It includes an Event Link Controller (ELC) enabling direct peripheral-to-peripheral event triggering without CPU intervention and a Data Transfer Controller (DTC) supporting chain transfer for efficient memory-mapped peripheral handling.
Its power management system integrates on-chip POR, 14-level LVD with interrupt/reset selection, HALT/STOP/SNOOZE low-power modes, and a high-accuracy ±1.0% on-chip oscillator (1–64 MHz). The device supports self-programming with boot swap and flash shield window functions, and executes instructions from program memory during background data flash rewriting (BGO).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 512 KB code flash with 1 KB block size, security erase prohibition |
| Data Flash | 8 KB with 1,000,000 write cycles, BGO enabled for concurrent execution |
| RAM | 48 KB on-chip SRAM, including dedicated areas for flash library use |
| ADC | 10-bit resolution, 20 analog input channels, internal 1.45 V reference & temp sensor |
| Operating Voltage | 1.6 V to 5.5 V single supply, enabling direct interface with 1.8/2.5/3.3 V peripherals |
| Temperature Range | −40°C to +105°C (G-grade industrial), qualified for under-hood and factory automation |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD), SNOOZE (fast wake-up with peripheral activity) |
Pinout & Package
Package: 48-pin HWQFN (7 × 7 mm, 0.5 mm pitch), exposed die pad recommended to be connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 / P01 | TxD1/RxD1, TI00/TO00 | Full-duplex UART channel 1 with timer capture/compare; supports TRGCLKA/B for synchronized peripheral triggering |
| P10–P17 | CSI/I²C/UART/SCL/SDA/SO/SI | Multiplexed serial interfaces: up to 8 CSI, 10 I²C, 4 UART channels; configurable via PIOR registers |
| P20–P27 | ANI0–ANI7, AVREFP/AVREFM, ANO0/ANO1 | 8-channel analog input group with differential reference support; two programmable analog outputs |
| P30 / P31 | INTP3/RTC1HZ, INTP4/PCLBUZ0 | Dedicated real-time clock output (1 Hz) and buzzer/timer output with interrupt capability |
| P50 / P51 | SI00/RxD0, SO00/TxD0, TOOLRxD/TOOLTxD | On-chip debug UART interface with dedicated tool pins; enables flash programming and real-time trace |
| REGC / RESET / VDD / VSS | Regulator bypass, reset, power rails | REGC requires 0.47–1 μF capacitor to VSS; RESET is active-low, VDD/VSS support decoupling for noise immunity |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power operation | 0.60 μA in STOP mode with RTC + LVD active-enables multi-year battery life in metering applications |
| Background data flash rewrite | Executes code from flash while rewriting 8 KB data flash-eliminates firmware interruption during field updates |
| Event Link Controller (ELC) | Links 19–26 peripheral events directly (e.g., ADC end → DMA trigger)-reduces CPU load and latency by >90% |
| Hardware LIN bus support | UART channel with automatic sync-break detection, checksum generation, and error recovery-meets ISO 17987-4 |
| On-chip debug & security | Integrated on-chip debug interface with flash shield window and block erase prohibition-prevents unauthorized firmware extraction |
| Flexible clock system | High-accuracy ±1.0% on-chip oscillator (1–64 MHz) + external crystal support (X1/X2, XT1/XT2)-reduces BOM cost and board space |
Applications
| Motor Control | Industrial Sensing |
|---|---|
|
Use Scenario: Brushless DC motor commutation in HVAC blowers and pump controllers. IC Role / Device Role / Timing Role: Real-time PWM generation (TAU timers), current sensing (10-bit ADC), and LIN-based command interface. Use Value: 44 DMIPS processing headroom ensures deterministic loop timing; 0.60 μA STOP mode enables rapid wake-on-event for energy-efficient standby. |
Use Scenario: Multi-sensor node aggregating temperature, humidity, and vibration in predictive maintenance systems. IC Role / Device Role / Timing Role: Simultaneous 20-channel ADC sampling, RTC-stamped data logging to data flash, and I²C sensor hub controller. Use Value: Background data flash rewrite allows continuous logging during firmware updates; −40°C to +105°C rating ensures reliability in harsh enclosures. |
| Automotive Body Electronics | Smart Metering |
|
Use Scenario: Door module controlling window lift, mirror fold, and interior lighting via LIN network. IC Role / Device Role / Timing Role: LIN transceiver (UART + hardware protocol assist), GPIO-driven drivers, and EEPROM-emulated data flash for configuration storage. Use Value: Integrated LIN compliance eliminates external transceiver; 1M-cycle data flash endurance supports 10+ years of parameter logging. |
Use Scenario: Ultrasonic water/gas meter with time-of-flight calculation and metrology-grade calibration storage. IC Role / Device Role / Timing Role: High-precision RTC with calendar/alarm/correction, dual ADC for differential signal acquisition, and secure flash for firmware integrity. Use Value: ±1.0% oscillator accuracy reduces need for external crystal; flash shield window prevents tampering with billing algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GLAFB#V0 | LQFP-48 (7×7 mm, 0.5 mm pitch), same flash/RAM/peripherals but different package thermal and routing characteristics | Better suited for manual assembly or reflow profiles incompatible with HWQFN; slightly higher thermal resistance | Select when PCB layout requires larger pad pitch or legacy assembly infrastructure lacks HWQFN capability |
| R5F104LLANA#U0 | Same HWQFN-48 package, but 384 KB flash / 32 KB RAM / −40°C to +105°C; identical pinout and peripheral set | Lower-cost option where firmware size < 384 KB and RAM usage ≤ 32 KB; retains full industrial temperature and low-power features | Choose for cost-sensitive industrial designs with verified memory margin; no software or layout changes required |
Compared with R5F104GLANA#U0, R5F104GLAFB#V0 offers identical functionality in a more manufacturable LQFP package, while R5F104LLANA#U0 provides a direct pin-compatible downgrade path with reduced memory-both preserve ELC, BGO, and LIN capabilities critical for real-time embedded control.
Availability
R5F104GLANA#U0 is available at Aetrix Electronics and suitable for industrial motor control, automotive body electronics, and smart metering applications requiring stable component supply, long-term lifecycle assurance, and guaranteed industrial temperature grade performance.
Supply support for R5F104GLANA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family is designed for ultra-low-power general-purpose embedded control, targeting applications demanding high integration, robust industrial qualification, and seamless migration from legacy 8/16-bit platforms.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104GLANA#U0?
The R5F104GLANA#U0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This value is derived from the RL78 CPU core's 3-stage pipeline architecture and validated under standard test conditions per Renesas' benchmark methodology. The R5F104GLANA#U0 achieves this performance while maintaining 66 μA/MHz active current consumption, making it suitable for compute-constrained, power-sensitive applications.
Does the R5F104GLANA#U0 support LIN bus communication, and if so, how is it implemented?
Yes, the R5F104GLANA#U0 supports LIN bus communication through dedicated UART hardware with built-in LIN protocol assist features-including automatic sync-break detection, checksum generation (classic and enhanced), and error recovery. These functions are implemented in the UART peripheral without CPU overhead, enabling compliant ISO 17987-4 communication on any of its four UART channels, such as UART2 used in typical body-control modules.
What are the data flash endurance and rewrite voltage requirements for the R5F104GLANA#U0?
The R5F104GLANA#U0 includes 8 KB of data flash rated for 1,000,000 write/erase cycles (typical) and supports rewriting across the full operating voltage range of 1.8 V to 5.5 V. It also enables background operation (BGO), allowing program execution from code flash while data flash is being rewritten-critical for fail-safe firmware updates and runtime parameter storage in the R5F104GLANA#U0.
How does the R5F104GLANA#U0 manage power in low-power modes, and what peripherals remain active in STOP mode?
In STOP mode, the R5F104GLANA#U0 draws just 0.60 μA while keeping the real-time clock (RTC) and low-voltage detector (LVD) fully operational. Wake-up sources include RTC alarm, LVD interrupt, and external pins (INTP0–INTP9). No CPU or main clock is active, but the RTC maintains calendar time and alarm functionality-making the R5F104GLANA#U0 ideal for battery-powered devices requiring precise timekeeping with minimal quiescent current.
Is the R5F104GLANA#U0 pin-compatible with other RL78/G14 variants, and what package options share the same pinout?
Yes, the R5F104GLANA#U0 is pin-compatible with all RL78/G14 devices in the 48-pin HWQFN (NA) package, including variants like R5F104GAANA#U0 and R5F104LLANA#U0. Identical pin mapping enables hardware reuse across memory configurations. However, it is not compatible with LQFP-48 (FB) or WFLGA-36 (LA) packages-even when sharing the same pin count-due to differing pin assignments and electrical characteristics.
R5F104GLANA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 34
- Program Memory Size:
- 512KB (512K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 48K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 10x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104GLANA#U0 FAQ
1.How can I place an order for R5F104GLANA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104GLANA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104GLANA#U0 reliable?
The price and inventory of R5F104GLANA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104GLANA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104GLANA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104GLANA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104GLANA#U0?
R5F104GLANA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104GLANA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104GLANA#U0?
For technical support, including R5F104GLANA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104GLANA#U0 requirements.
6.How does Aetrix verify that R5F104GLANA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104GLANA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104GLANA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104GLANA#U0?
All R5F104GLANA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104GLANA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104GLANA#U0 part is unused and in its original packaging.
Return procedure for R5F104GLANA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104GLANA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

