Renesas R5F104JDAFA#X0
- Part No.:
- R5F104JDAFA#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JDAFA#X0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,230
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JDAFA#X0 from Renesas is a 52-pin LQFP-0.65 mm pitch, industrial-grade (D) RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash. It delivers 44 DMIPS at 32 MHz, operates from 1.6–5.5 V, and supports ultra-low-power modes (66 μA/MHz active, 0.60 μA RTC+LVD). It targets battery-powered industrial sensor nodes requiring integrated analog peripherals and robust serial connectivity.
For engineers reviewing the R5F104JDAFA#X0 datasheet, R5F104JDAFA#X0 pinout, R5F104JDAFA#X0 application, or R5F104JDAFA#X0 equivalent, key selection criteria include its 52-pin LQFP package, 96 KB/8 KB/12 KB memory configuration, dual UART + I²C + CSI interfaces, 10-bit 16-channel ADC, and industrial −40°C to +85°C temperature rating.
Technical Context
The R5F104JDAFA#X0 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem integrates 96 KB code flash (1 KB block size), 8 KB data flash with background operation (BGO), and 12 KB on-chip RAM.
Peripheral integration includes a 10-bit 16-channel ADC with internal 1.45 V reference and temperature sensor, dual UARTs (one LIN-capable), four I²C channels, up to eight CSI channels, twelve 16-bit timers (including RTC with calendar), and an Event Link Controller (ELC) enabling hardware-triggered peripheral chaining without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS for real-time control tasks |
| Flash Memory | 96 KB code flash - supports secure block erase prohibition and self-programming with boot swap |
| Data Flash | 8 KB - enables BGO for concurrent program execution during nonvolatile parameter updates |
| RAM | 12 KB on-chip RAM - sufficient for RTOS stacks, communication buffers, and sensor data processing |
| ADC Resolution & Channels | 10-bit, 16-channel - provides precision for multi-sensor analog front-ends in industrial monitoring |
| Operating Voltage | 1.6–5.5 V - allows direct interface with 1.8 V, 3.3 V, and 5 V peripherals without level shifters |
| Temperature Range | −40°C to +85°C (Industrial D grade) - qualified for factory automation and outdoor equipment |
Pinout & Package
Package: 52-pin LQFP, 10 × 10 mm body, 0.65 mm pitch, plastic, surface-mount. Compliant with JEDEC MS-026.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; debug clock input - enables asynchronous comms and timing capture |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; debug clock output - supports full-duplex UART and trace synchronization |
| P10–P17 | CSI1/SI11/SDA11–TRDIOD1, UART2, I²C, comparator | Multiplexed serial and analog I/O - configurable for dual UART, I²C master/slave, or high-speed SPI-like CSI |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM / ANO0 / ANO1 | Analog input group with dedicated reference pins - supports ratiometric measurements and dual-output DACless analog sensing |
| P30–P31 | INTP3 / RTC1HZ / SCK00 / TI03 / TO03 | Real-time clock interrupt and timer I/O - enables low-power wake-up and precise event timing |
| P50–P51 | RxD0 / TxD0 / TOOLRxD / TOOLTxD / INTP1 / INTP2 | On-chip debug UART and external interrupt inputs - simplifies firmware update and fault detection |
| P121–P124 | X1 / X2 / XT1 / XT2 / EXCLK / EXCLKS | Crystal oscillator and external clock inputs - supports precision timing via 32.768 kHz RTC crystal and 1–20 MHz system crystal |
| RESET / REGC / VDD / VSS | Reset control / regulator capacitor / power / ground | Integrated POR/LVD with 14-level voltage detection; REGC decoupling ensures stable internal voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP/SNOOZE modes | Enables sub-μA sleep states while retaining RTC and LVD functionality for battery life extension |
| Background Data Flash Operation (BGO) | Allows firmware to execute from code flash while updating calibration or logging data in data flash |
| Event Link Controller (ELC) | Hardware-peripheral chaining eliminates CPU overhead for time-critical signal processing pipelines |
| 10-bit 16-channel ADC with internal reference | Reduces BOM cost by eliminating external voltage reference ICs in sensor signal chains |
| Dual UART with LIN support | Supports legacy RS-485 networks and automotive-grade LIN bus diagnostics in industrial gateways |
| Peripheral I/O redirection registers (PIOR0/1) | Enables flexible pin assignment for PCB layout optimization without hardware redesign |
Applications
| Industrial Sensor Node | Smart HVAC Controller |
|---|---|
Use Scenario: Wireless temperature/humidity/pressure node deployed in factory environments with 10-year battery life requirements. IC Role / Device Role / Timing Role: Main system controller managing sensor acquisition, data preprocessing, low-power wireless transmission, and RTC-based wakeup scheduling. Use Value: 0.60 μA STOP mode with RTC/LVD enables decade-scale operation; 10-bit ADC and internal reference ensure accurate multi-sensor readings without external components. | Use Scenario: Wall-mounted HVAC control unit integrating CO₂, occupancy, and ambient sensors with Modbus RTU communication. IC Role / Device Role / Timing Role: Central MCU handling analog sensor fusion, PID loop execution, dual UART (Modbus + local debug), and fan/motor driver interface. Use Value: Dual UART + four I²C channels support simultaneous Modbus gateway and local sensor bus; ELC offloads timer-triggered PWM generation from CPU. |
| Programmable Logic Relay | Energy Meter Front-End |
Use Scenario: DIN-rail mounted relay module with configurable digital I/O, analog inputs, and RS-485 connectivity for machine control. IC Role / Device Role / Timing Role: Real-time logic executor with deterministic interrupt response, GPIO management, and serial protocol stack. Use Value: 44 DMIPS at 32 MHz ensures sub-millisecond scan cycles; 16 GPIO with N-ch open-drain outputs directly drive 24 V PLC inputs. | Use Scenario: Residential energy meter measuring voltage/current via shunt or CT, with tamper detection and pulse output. IC Role / Device Role / Timing Role: Analog acquisition engine with precision ADC, temperature compensation, and isolated pulse generation. Use Value: 10-bit ADC with internal 1.45 V reference and temperature sensor enables drift-compensated metrology; 8 KB data flash stores calibration coefficients securely. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JGAFA#X0 | Same 52-pin LQFP package, 128 KB flash, 16 KB RAM, 8 KB data flash | Higher memory capacity supports larger protocol stacks (e.g., MQTT-SN, TLS lightweight) and extended data logging | Select when firmware size exceeds 96 KB or additional RAM is required for complex state machines |
| R5F104JDGFA#X0 | Same 52-pin LQFP package, identical memory (96 KB/8 KB/12 KB), but G-grade (−40°C to +105°C) | Extended temperature range suits under-hood automotive or high-ambient industrial enclosures | Select when operating ambient exceeds +85°C; otherwise, R5F104JDAFA#X0 offers cost-optimized industrial qualification |
Compared with R5F104JGAFA#X0 and R5F104JDGFA#X0, the R5F104JDAFA#X0 provides optimal balance of memory, temperature rating, and cost for standard industrial control - avoiding over-specification while ensuring full feature compatibility within the RL78/G14 family.
Availability
R5F104JDAFA#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart HVAC controllers, and programmable logic relays requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for R5F104JDAFA#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial control, sensor interfacing, and appliance applications - combining high integration, robust peripheral sets, and ultra-low active/sleep current.
FAQ
What is the maximum operating frequency and performance of the R5F104JDAFA#X0?
The R5F104JDAFA#X0 operates at up to 32 MHz and delivers 44 DMIPS. This performance level supports real-time control loops, sensor data fusion, and lightweight communication stacks. Its RL78 CPU core achieves this with a 3-stage pipeline and efficient instruction set, making the R5F104JDAFA#X0 suitable for deterministic industrial applications where latency and throughput must be predictable.
Does the R5F104JDAFA#X0 support in-system programming and secure flash protection?
Yes, the R5F104JDAFA#X0 supports full in-system programming via on-chip debug interface and includes flash security features such as block erase prohibition and flash shield window function. These capabilities allow secure firmware updates and prevent unauthorized access to code flash contents - critical for protecting proprietary algorithms in deployed R5F104JDAFA#X0-based systems.
What analog peripherals are integrated into the R5F104JDAFA#X0?
The R5F104JDAFA#X0 integrates a 10-bit 16-channel ADC with internal 1.45 V reference voltage and on-chip temperature sensor, plus two comparator channels. It also supports VCOUT0/VCOUT1 for analog output control. These peripherals enable direct connection to thermistors, pressure transducers, and other analog sensors without external signal conditioning - a key capability for compact R5F104JDAFA#X0-based measurement designs.
How does the R5F104JDAFA#X0 manage power in battery-operated applications?
The R5F104JDAFA#X0 achieves ultra-low power consumption with 66 μA/MHz active current and 0.60 μA in STOP mode (RTC + LVD active). Its HALT, STOP, and SNOOZE modes, combined with programmable voltage detector (14 levels), allow precise power-state transitions. This makes the R5F104JDAFA#X0 ideal for energy harvesting and long-life battery applications where minimizing quiescent current is essential.
Which serial interfaces are available on the R5F104JDAFA#X0 and how are they configured?
The R5F104JDAFA#X0 provides three UART channels (one LIN-capable), four I²C channels, and up to eight CSI (SPI-compatible) channels - all configurable via peripheral I/O redirection registers. Pins P10–P17 and P70–P75 support multiplexed serial functions, enabling flexible routing for RS-485 gateways, sensor buses, or display interfaces without PCB changes - a major advantage in R5F104JDAFA#X0 hardware design.
R5F104JDAFA#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JDAFA#X0 FAQ
1.How can I place an order for R5F104JDAFA#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JDAFA#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JDAFA#X0 reliable?
The price and inventory of R5F104JDAFA#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JDAFA#X0 is usually 5 days.
3.What payment methods are accepted for R5F104JDAFA#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JDAFA#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JDAFA#X0?
R5F104JDAFA#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JDAFA#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JDAFA#X0?
For technical support, including R5F104JDAFA#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JDAFA#X0 requirements.
6.How does Aetrix verify that R5F104JDAFA#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104JDAFA#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JDAFA#X0 meets industry standards.
7.What is the process for return or replacement of R5F104JDAFA#X0?
All R5F104JDAFA#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JDAFA#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JDAFA#X0 part is unused and in its original packaging.
Return procedure for R5F104JDAFA#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JDAFA#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

