Renesas R5F104JEAFA#30
- Part No.:
- R5F104JEAFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JEAFA#30.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:458
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JEAFA#30 from Renesas is a 52-pin LQFP-0.65mm MCU in the RL78/G14 family, featuring 192 KB flash, 20 KB RAM, 10-bit ADC (16 channels), and real-time clock with calendar function. It operates from 1.6–5.5 V, delivers 44 DMIPS at 32 MHz, and supports ultra-low-power HALT/STOP/SNOOZE modes - used in battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F104JEAFA#30 datasheet, R5F104JEAFA#30 pinout, R5F104JEAFA#30 application, or R5F104JEAFA#30 equivalent, key selection criteria include its 52-pin LQFP package, 192 KB code flash with data flash shield window, integrated RTC with alarm/calendar, and dual UART + I²C + CSI interfaces for sensor hub and HMI control designs.
Technical Context
The R5F104JEAFA#30 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). It integrates a Data Transfer Controller (DTC) for autonomous memory transfers and an Event Link Controller (ELC) enabling direct peripheral-to-peripheral event routing without CPU intervention.
Its analog subsystem includes a 10-bit A/D converter with internal 1.45 V reference and temperature sensor, plus an 8-bit D/A converter with real-time output capability. Power management features include on-chip LVD with 14 selectable voltage thresholds and POR circuitry for robust startup under varying supply conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock Speed | 32 MHz - delivers 44 DMIPS; high-speed on-chip oscillator accurate to ±1.0% over -20 to +85°C |
| Memory | 192 KB code flash (1 KB block size), 8 KB data flash, 20 KB RAM - supports self-programming with boot swapping |
| ADC | 10-bit resolution, 16 input channels, internal 1.45 V reference and temperature sensor - enables standalone environmental sensing |
| Timers | 12-channel 16-bit Timer Array Unit (TAU), 1-channel 12-bit interval timer, 1-channel RTC with calendar/alarm/correction |
| Serial Interfaces | 3 UART/LIN channels, 4–10 I²C/simplified I²C channels, 3–8 CSI (SPI-compatible) channels - supports multi-sensor communication stacks |
| Supply Range | 1.6–5.5 V - allows direct interface with 1.8 V, 2.5 V, 3.3 V, and 5 V peripherals without level shifters |
Pinout & Package
Package: 52-pin LQFP, 10 × 10 mm, 0.65 mm pitch (Renesas code PLQP0052JA-A).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; 16-bit timer input; trace clock source for debug |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; secondary trace clock |
| P10–P15 | SPI/I²C/UART multiplexed pins | Configurable serial interfaces - e.g., P10 = SCK11/SCL11/TRDIOD1 supports daisy-chain debugging or LIN bus |
| P16/P17 | INTP5/INTP4, TO01/TO02, TRDIOC0/TRDIOA0 | Dual edge-triggered interrupts + timer outputs + ELC-linked digital I/O for synchronized actuator control |
| P30/P31 | INTP3/INTP4, RTC1HZ, SCK00/SCL00, TI03/TO03 | Real-time clock output + I²C master clock + 16-bit timer capture/compare - enables time-stamped sensor logging |
| RESET | Active-low reset input | Accepts external reset signal; internally tied to POR and LVD reset sources |
| VDD/VSS | Power supply pins | Single 1.6–5.5 V supply; REGC requires 0.47–1 µF capacitor to VSS for stable regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power modes | HALT mode draws 66 μA/MHz; STOP mode consumes 0.60 μA with only RTC + LVD active - extends battery life in always-on monitoring |
| Data Flash BGO | Background operation allows full CPU execution while rewriting 4–8 KB data flash - enables firmware updates without interrupting real-time tasks |
| Peripheral I/O redirection | PIOR0/PIOR1 registers remap functions like UART or timers to alternate pins - simplifies PCB layout and avoids signal congestion |
| Event Link Controller (ELC) | Routes 19–26 peripheral events directly (e.g., ADC end-of-conversion → DMA trigger) - eliminates CPU polling and reduces latency |
| On-chip security | Flash block erase/write prohibition and flash shield window prevent unauthorized code access or modification - meets basic industrial security requirements |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
|
Use Scenario: Residential electricity meter with pulse counting, tariff switching, and RS-485 communication. IC Role / Device Role / Timing Role: Main controller managing metrology IC interface, RTC-based billing cycles, and UART-driven Modbus RTU stack. Use Value: 192 KB flash stores dual tariff logic + firmware update image; RTC calendar ensures accurate monthly billing; low-power STOP mode preserves time during mains outage. |
Use Scenario: Wireless vibration/temperature node in predictive maintenance system. IC Role / Device Role / Timing Role: Sensor aggregator with ADC sampling, timestamping via RTC, and UART-to-LoRaWAN bridge. Use Value: 16-channel 10-bit ADC reads multiple analog sensors; ELC links ADC completion to DTC for zero-CPU data transfer; SNOOZE mode enables wake-on-interrupt with sub-μA quiescent current. |
| Home Appliance Control Panel | Building Automation Controller |
|
Use Scenario: Microwave oven UI with touch keys, buzzer feedback, and safety interlock monitoring. IC Role / Device Role / Timing Role: HMI processor handling key scan, PWM buzzer tone generation, and real-time door latch status checks. Use Value: On-chip key interrupt detects press/release without polling; PCLBUZ0/1 outputs drive piezo buzzer directly; 1.6 V min supply supports brown-out resilience during AC line dips. |
Use Scenario: HVAC zone controller interfacing with thermostats, dampers, and BACnet MS/TP bus. IC Role / Device Role / Timing Role: Protocol gateway translating local sensor data to BACnet frames via UART + RS-485 transceiver. Use Value: Dual UARTs support simultaneous local debug port and BACnet physical layer; I²C interface manages EEPROM and ambient light sensor; LVD interrupt triggers graceful shutdown before brownout. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JGAFA#30 | Same 52-pin LQFP package, identical peripherals, but 256 KB flash and 24 KB RAM | Required when firmware exceeds 192 KB or additional RAM buffers needed for protocol stacks | Select for future-proofing or larger application code footprint; same pinout and initialization sequence |
| R5F104JHAFA#30 | Same package and memory (192 KB/20 KB), but rated for -40 to +105°C (G-grade) vs. -40 to +85°C (A-grade) | Necessary for under-hood automotive or high-temp industrial enclosures where ambient exceeds 85°C | Choose for extended temperature operation; no software or layout changes required |
Compared with R5F104JEAFA#30, R5F104JGAFA#30 provides headroom for feature-rich firmware growth, while R5F104JHAFA#30 ensures timing and analog accuracy at elevated temperatures - both retain identical peripheral configuration and toolchain compatibility.
Availability
R5F104JEAFA#30 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, home appliance control panels, and building automation controllers requiring stable component supply across multi-year production cycles.
Supply support for R5F104JEAFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line delivers true low-power performance (66 μA/MHz) with rich analog integration and flexible serial connectivity - designed specifically for cost-sensitive, battery-operated, and energy-efficient embedded control applications.
FAQ
What is the operating temperature range for the R5F104JEAFA#30?
The R5F104JEAFA#30 is specified for operation from -40°C to +85°C (A-grade), making it suitable for consumer and industrial indoor applications. Its on-chip LVD and RTC maintain accuracy across this full range, and the device supports HALT/STOP modes to minimize thermal drift during low-power operation. The R5F104JEAFA#30 does not support extended temperature grades - for +105°C operation, consider the R5F104JHAFA#30 variant.
Does the R5F104JEAFA#30 support in-circuit debugging?
Yes, the R5F104JEAFA#30 includes full on-chip debug functionality via the single-wire debug interface using pins P40 (TOOL0) and P41 (TRJIO0). It supports breakpoints, watchpoints, and real-time variable monitoring without halting peripheral operation. The R5F104JEAFA#30 also supports flash self-programming with boot swapping, enabling secure field firmware updates through the debug interface.
How many UART channels does the R5F104JEAFA#30 provide, and do they support LIN bus?
The R5F104JEAFA#30 provides three UART channels, all of which support LIN bus protocol (LIN 2.2A compliant) with automatic sync-break detection and checksum calculation. UART0 (P50/P51) and UART1 (P00/P01) are primary interfaces; UART2 (P13/P14) serves as auxiliary channel. Each UART can operate independently at baud rates up to 4 Mbps, and the ELC allows LIN wakeup events to trigger CPU wake-from-STOP without polling.
Can the R5F104JEAFA#30 perform ADC conversions while in low-power mode?
Yes, the R5F104JEAFA#30 supports ADC operation in SNOOZE mode: the CPU sleeps while the ADC runs autonomously, triggered by internal timer or external event, and notifies completion via interrupt. In STOP mode, only RTC and LVD remain active - ADC requires at least HALT mode. The R5F104JEAFA#30's 10-bit ADC achieves 1.45 V internal reference accuracy and includes sample-and-hold for precise multi-channel acquisition.
What packaging and lead finish does the R5F104JEAFA#30 use?
The R5F104JEAFA#30 uses a 52-pin LQFP package (10 × 10 mm, 0.65 mm pitch) with lead-free (Pb-free) matte tin finish, compliant with JEDEC J-STD-020 moisture sensitivity level 3. It ships in tray packaging (#V0 or #X0 specification) and is RoHS and REACH compliant. The exposed pad is not present - unlike HWQFN variants, this LQFP version relies on standard perimeter leads for thermal and mechanical mounting.
R5F104JEAFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JEAFA#30 FAQ
1.How can I place an order for R5F104JEAFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JEAFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JEAFA#30 reliable?
The price and inventory of R5F104JEAFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JEAFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104JEAFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JEAFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JEAFA#30?
R5F104JEAFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JEAFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JEAFA#30?
For technical support, including R5F104JEAFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JEAFA#30 requirements.
6.How does Aetrix verify that R5F104JEAFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104JEAFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JEAFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104JEAFA#30?
All R5F104JEAFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JEAFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JEAFA#30 part is unused and in its original packaging.
Return procedure for R5F104JEAFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JEAFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

