Renesas R5F104JEAFA#X0
- Part No.:
- R5F104JEAFA#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JEAFA#X0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,718
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JEAFA#X0 from Renesas is a 52-pin LQFP-0.65mm 8-bit RL78/G14 microcontroller with 256 KB flash, 20 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40°C to +85°C (industrial A-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), and integrates UART, I²C, SPI, 12-bit ADC (20 ch), RTC, and hardware DTC/ELC for embedded control in battery-powered and industrial systems.
For engineers reviewing the R5F104JEAFA#X0 datasheet, R5F104JEAFA#X0 pinout, R5F104JEAFA#X0 application, or R5F104JEAFA#X0 equivalent, key selection criteria include its 52-pin LQFP-0.65mm package, 256 KB code flash with self-programming and flash shield window, 20 KB RAM, integrated real-time clock with calendar/alarm, and support for LIN-bus via UART - all critical for cost-sensitive, low-power industrial HMI and sensor node designs.
Technical Context
The R5F104JEAFA#X0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It supports multiply/divide/accumulate instructions and a 1 MB address space across four register banks.
Its peripheral set includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, watchdog timer with dedicated low-speed oscillator, and Event Link Controller (ELC) enabling direct hardware-triggered peripheral chaining without CPU intervention - reducing latency and power in deterministic real-time control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 8-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Clock Speed | 32 MHz (44 DMIPS); high-accuracy on-chip oscillator ±1.0% over -20 to +85°C |
| Memory | 256 KB code flash (1 KB block size), 20 KB RAM, 8 KB data flash with 1M rewrite cycles |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V reference, temperature sensor), 8-bit DAC (2 ch, 0–VDD output) |
| Serial Interfaces | 3–4 UART/LIN channels, 4–10 I²C/simplified I²C channels, 3–8 CSI (SPI-compatible) channels |
| Timers & RTC | Timer Array Unit (TAU): up to 8 channels; RTC with calendar (99-year), alarm, and clock correction |
Pinout & Package
Package: 52-pin LQFP, 10 × 10 mm, 0.65 mm pitch (JEDEC MS-026AC), lead-free, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; 16-bit timer input; trace clock A - enables debug synchronization and serial comms on same pin |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; 16-bit timer output; trace clock B - supports full-duplex UART and precise timing capture |
| P10–P17 | CSI1/SPI1, UART2, I²C1, TRDIOx | Multiplexed serial interfaces with flexible peripheral I/O redirection - allows dynamic reassignment of SPI/UART/I²C functions without PCB change |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM | 8-channel analog input bank with dedicated reference voltage pins - enables ratiometric ADC measurements with external sensors |
| P30–P31 | INTP3 / RTC1HZ / SCK00 / TI03 / TO03 | RTC interrupt output (1 Hz), SPI master clock, and dual 16-bit timer I/O - supports time-stamped sensor sampling and synchronous comms |
| P60–P63 | SCLA0 / SDAA0 / SSI00 / P63 | I²C bus interface (SCL/SDA), synchronous serial interface (SSI), and general-purpose I/O - provides dual I²C masters/slaves and legacy SPI compatibility |
| P121–P124 | X1 / X2 / EXCLK / XT2 | Crystal oscillator inputs (32.768 kHz or MHz range) and external clock inputs - supports precision RTC and high-frequency system clocking |
| RESET / REGC / VDD / VSS | Reset, regulator capacitor, supply rails | On-chip POR and LVD with 14-level detection; REGC requires 0.47–1 μF capacitor to VSS for stable internal regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables sub-μA sleep states with selective peripheral wake-up - extends battery life in portable industrial monitors |
| Self-programming with boot swap & flash shield window | Allows secure firmware updates in-field without external programmer; flash shield prevents unauthorized read-out of code |
| Background operation (BGO) for data flash | Permits concurrent program execution and data logging - eliminates interrupt latency during EEPROM-like writes |
| Event Link Controller (ELC) | Hardware chaining of 19–26 event sources (e.g., ADC EOC → DMA transfer → PWM update) - removes CPU polling overhead |
| Peripheral I/O redirection (PIOR0/1) | Runtime remapping of UART/CSI/I²C functions to alternate pins - simplifies layout reuse across variants and reduces BOM count |
| Integrated LIN-bus support in UART | Hardware LIN 2.2/SAE J2602 frame generation and sync-break detection - eliminates external transceiver for basic LIN nodes |
Applications
| Industrial HMI Panel | Battery-Powered Sensor Node |
|---|---|
Use Scenario: Local operator interface for PLC-connected machinery with display, buttons, and status LEDs. IC Role / Device Role: Main controller handling button debouncing, display refresh, UART communication to PLC, and real-time alarm logging. Use Value: 20 KB RAM buffers display frames and event logs; RTC calendar tracks maintenance intervals; low-power STOP mode extends uptime between service cycles. | Use Scenario: Wireless environmental monitor (temp/humidity/pressure) deployed in remote locations with 10-year battery target. IC Role / Device Role: Sensor aggregator, ADC manager, and low-power scheduler triggering periodic readings and BLE/Wi-Fi transmission bursts. Use Value: 0.60 μA STOP mode with RTC wake-up ensures precise 15-min sampling; 10-bit ADC with internal reference eliminates external voltage references; LIN-capable UART enables wired commissioning fallback. |
| Smart Energy Meter Interface | Automated Test Equipment Fixture |
Use Scenario: Front-end interface board in utility meters, reading metrology ICs via SPI and communicating via RS-485 or optical port. IC Role / Device Role: Isolated SPI master to metrology ASIC, UART-to-RS485 bridge, and tamper-detection supervisor. Use Value: CSI interface supports high-speed SPI with metrology ICs; 8 KB data flash stores calibration coefficients and tamper logs; LVD with 14-level threshold detects brown-out events for secure shutdown. | Use Scenario: PCB-mounted fixture controller that sequences test signals, reads DUT responses via GPIO/ADC, and reports pass/fail over USB-UART. IC Role / Device Role: Timing-critical sequencer using TAU timers and ELC to synchronize stimulus generation and response capture. Use Value: ELC links ADC end-of-conversion to DMA transfer and GPIO toggle - achieves <1 μs jitter in signal chain; 256 KB flash hosts multiple test profiles and firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JGAFA#X0 | Same 52-pin LQFP-0.65mm package, but 192 KB flash, 20 KB RAM, 8 KB data flash | Lower code density; suitable for simpler firmware with smaller RTOS or no OS | Select when application firmware fits in ≤192 KB and cost optimization is prioritized over future feature expansion |
| R5F104JHAFA#X0 | Same 52-pin LQFP-0.65mm package, 128 KB flash, 16 KB RAM, 8 KB data flash | Reduced RAM and flash; targets deeply embedded control with minimal peripherals enabled | Choose for cost-sensitive, fixed-function controllers where ADC channels and UART count can be reduced |
Compared with R5F104JGAFA#X0 and R5F104JHAFA#X0, the R5F104JEAFA#X0 provides 64 KB more flash and 4 KB more RAM than the JHA variant and 64 KB more flash than the JGA variant - directly enabling larger protocol stacks (e.g., Modbus TCP offload), extended data logging, or dual-application partitioning without external memory.
Availability
R5F104JEAFA#X0 is available at Aetrix Electronics and suitable for industrial HMI panels, battery-powered sensor nodes, smart energy meter interfaces, and automated test equipment fixtures requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for R5F104JEAFA#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-effective, ultra-low-power general-purpose embedded control - optimized for industrial automation, home appliances, and sensor edge devices requiring robust peripheral integration and long operational life.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104JEAFA#X0?
The R5F104JEAFA#X0 operates at up to 32 MHz with an RL78 CPU core delivering 44 DMIPS. Its high-accuracy on-chip oscillator maintains ±1.0% tolerance across 1.8–5.5 V and -20 to +85°C, eliminating need for external crystal in many applications. The R5F104JEAFA#X0 supports configurable instruction timing - from 0.03125 μs (high-speed mode) to 30.5 μs (ultra-low-speed mode) - enabling dynamic power/performance scaling.
Does the R5F104JEAFA#X0 support LIN bus communication, and how is it implemented?
Yes, the R5F104JEAFA#X0 supports LIN 2.2 and SAE J2602 protocols via its UART peripherals. Hardware-level LIN frame generation, sync-break detection, and checksum calculation are handled internally - no software bit-banging required. This enables reliable LIN node implementation with minimal CPU overhead, and the R5F104JEAFA#X0's 52-pin LQFP package provides dedicated UART pins (e.g., P13/P14) for direct connection to LIN transceivers.
What are the flash memory configuration and security features of the R5F104JEAFA#X0?
The R5F104JEAFA#X0 includes 256 KB of on-chip code flash memory organized in 1 KB blocks, with support for self-programming, boot swap functionality, and flash shield window protection. The flash shield window prevents unauthorized read-out of protected code regions, while block erase prohibition enhances firmware integrity. Additionally, the R5F104JEAFA#X0 provides 8 KB of data flash rated for 1,000,000 write cycles, supporting background operation (BGO) for concurrent program execution and data logging.
How does the R5F104JEAFA#X0 achieve ultra-low power consumption in real-world applications?
The R5F104JEAFA#X0 achieves ultra-low power via multiple hardware-optimized modes: 66 μA/MHz active current, 0.60 μA in STOP mode with RTC and LVD active, and configurable HALT/SNOOZE modes. Its on-chip voltage detector (LVD) offers 14 programmable threshold levels for precise brown-out detection, and the dedicated low-speed on-chip oscillator powers the watchdog timer independently - allowing full system shutdown while retaining timekeeping and safety monitoring. These features make the R5F104JEAFA#X0 ideal for battery-backed industrial controls.
What development tools and ecosystem support are available for the R5F104JEAFA#X0?
Renesas provides comprehensive support for the R5F104JEAFA#X0, including the CS+ IDE with compiler and debugger, e² studio (Eclipse-based), and the Renesas Flash Programmer for programming. Hardware tools include the E2 emulator Lite and E2 emulator for debugging, and evaluation boards such as the RL78/G14 Fast Prototyping Board. The R5F104JEAFA#X0 is supported by the RL78/G14 Target Package in the Renesas Synergy™ Platform and third-party RTOS integrations (FreeRTOS, Micrium µC/OS).
R5F104JEAFA#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JEAFA#X0 FAQ
1.How can I place an order for R5F104JEAFA#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JEAFA#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JEAFA#X0 reliable?
The price and inventory of R5F104JEAFA#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JEAFA#X0 is usually 5 days.
3.What payment methods are accepted for R5F104JEAFA#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JEAFA#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JEAFA#X0?
R5F104JEAFA#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JEAFA#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JEAFA#X0?
For technical support, including R5F104JEAFA#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JEAFA#X0 requirements.
6.How does Aetrix verify that R5F104JEAFA#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104JEAFA#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JEAFA#X0 meets industry standards.
7.What is the process for return or replacement of R5F104JEAFA#X0?
All R5F104JEAFA#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JEAFA#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JEAFA#X0 part is unused and in its original packaging.
Return procedure for R5F104JEAFA#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JEAFA#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

