My Inquiry
My Account
Renesas R5F104JGAFA#V0
- Part No.:
- R5F104JGAFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JGAFA#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 52LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,050
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JGAFA#V0 from Renesas is a 52-pin LQFP-0.65 mm pitch, industrial-grade (G) RL78/G14 16-bit MCU with 256 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +105°C. It integrates a 32 MHz RL78 CPU core delivering 44 DMIPS, ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), and peripherals including 10-channel 10-bit ADC, dual DAC, RTC, 12× 16-bit timers, and UART/I²C/CSI interfaces - deployed in smart metering and industrial sensor nodes.
For engineers reviewing the R5F104JGAFA#V0 datasheet, R5F104JGAFA#V0 pinout, R5F104JGAFA#V0 application, or R5F104JGAFA#V0 equivalent, key selection considerations include its 52-pin LQFP-0.65 mm package compatibility, G-grade extended temperature support, integrated data flash rewrite capability (1M cycles), real-time D/A output function, and event-link controller (ELC) for deterministic peripheral triggering without CPU intervention.
Technical Context
The R5F104JGAFA#V0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It supports multiply/divide/accumulate instructions and features a 1 MB address space with four register banks.
Its power management includes on-chip POR, 14-level LVD with interrupt/reset options, and three low-power modes (HALT, STOP, SNOOZE) enabled by dedicated oscillators and clock gating. The ELC links up to 26 event sources directly to peripherals, eliminating software latency in time-critical responses.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash with 1 KB block size, security lock, and self-programming |
| Data Flash | 8 KB with background operation (BGO), 1,000,000 write cycles, 1.8–5.5 V programming |
| RAM | 12 KB on-chip SRAM, including areas reserved for flash library execution |
| ADC | 10-bit resolution, 12-channel analog input, internal 1.45 V reference and temperature sensor |
| DAC | 8-bit resolution, dual-channel analog output (0–VDD), real-time update capability |
| Operating Temp | -40°C to +105°C (G-grade industrial qualification) |
| Supply Voltage | 1.6 V to 5.5 V single supply, enabling direct interface with 1.8/2.5/3.3 V logic |
Pinout & Package
Package: 52-pin LQFP, 10 × 10 mm body, 0.65 mm pitch, exposed pad not applicable (plastic LQFP).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal oscillator input | Connects to 32.768 kHz tuning-fork crystal for RTC and low-power subsystem clock |
| P122 / X2 / EXCLK | Crystal oscillator output / external clock input | Drives external crystal; alternatively accepts external clock source up to 20 MHz |
| P137 / INTP0 | Interrupt input 0 | Dedicated edge-triggered interrupt pin with priority control, usable for wake-up from STOP mode |
| P00 / TI00 / TxD1 / TRGCLKA | Timer input / UART1 TX / trigger clock A | Multi-function pin supporting capture/compare, serial communication, and ELC trigger synchronization |
| P60 / SCLA0 | I²C bus clock line 0 | Open-drain I²C clock output with slew-rate control and noise filtering for robust multi-drop bus operation |
| P61 / SDAA0 | I²C bus data line 0 | Open-drain I²C data line supporting standard/fast-mode (100/400 kbps) and repeated START detection |
| RESET | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external reset signal or manual reset button |
| VDD | Main power supply | Single 1.6–5.5 V supply powering core, flash, and all I/O; decoupling required per datasheet layout guidelines |
| VSS | Ground reference | Digital ground plane connection; separate analog ground not required due to integrated AVREFP/AVREFM pins |
| REGC | Regulator capacitor terminal | Must be connected to VSS via 0.47–1.0 μF ceramic capacitor to stabilize on-chip voltage regulator |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power operation | 66 μA/MHz active current and 0.60 μA RTC+LVD retention enables battery-powered operation >10 years |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events eliminates CPU polling and ISR latency for deterministic response |
| Data flash BGO | Background operation allows full-speed program execution while rewriting 8 KB data flash - no CPU stall required |
| Multi-voltage I/O | Supports 1.8/2.5/3.3 V logic interfacing without level shifters via configurable input thresholds and drive strength |
| Hardware RTC with calendar | Full 99-year calendar, alarm, and automatic clock correction using 32.768 kHz crystal - no external RTC IC needed |
| On-chip debug interface | Fully compliant with Renesas E2 emulator; supports flash breakpoints, memory access, and real-time trace via SWD |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Residential electricity/water/gas meter with tamper detection, pulse counting, and wireless reporting. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, RTC-based billing intervals, secure data logging, and sub-GHz RF communication timing. Use Value: Integrated 10-bit ADC with internal reference and temperature sensor enables accurate analog front-end calibration; 8 KB data flash stores 30+ days of consumption logs with 1M-cycle endurance. |
Use Scenario: DIN-rail mounted environmental monitor measuring temperature, humidity, and CO₂ in factory HVAC systems. IC Role / Device Role / Timing Role: Central acquisition unit synchronizing multi-sensor reads, executing PID loop for actuator control, and maintaining precise timestamping via hardware RTC. Use Value: ELC triggers ADC conversions and timer captures simultaneously across sensors; dual 8-bit DACs drive analog outputs for legacy PLC integration. |
| Programmable Logic Controller (PLC) I/O Module | Home Appliance Control Unit |
Use Scenario: Modular digital input/output expansion card for compact PLCs handling 16-channel discrete signals. IC Role / Device Role / Timing Role: Dedicated I/O processor managing opto-isolated inputs, relay drivers, watchdog supervision, and CAN/LIN communication. Use Value: 52-pin LQFP provides sufficient GPIO (up to 42 usable I/O) with N-ch open-drain capability for direct 24 V industrial signaling; HALT mode reduces standby power to <100 μA. |
Use Scenario: Washing machine main control board requiring motor phase control, water level sensing, and user interface management. IC Role / Device Role / Timing Role: Real-time motor controller coordinating TRIAC firing, ADC-based pressure transducer reads, buzzer feedback, and display timing. Use Value: On-chip 12× 16-bit timers support precise PWM generation for BLDC commutation; built-in BCD correction simplifies 7-segment display driver logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JGAFB#V0 | Same core, flash, RAM, and peripherals but in 48-pin LFQFP (7×7 mm, 0.5 mm pitch); lacks two I/O pins and one ADC channel | Suitable for space-constrained designs where 48-pin footprint and reduced I/O count are acceptable | Select when PCB area is critical and full 52-pin I/O count is unnecessary; verify pin mapping for existing layout reuse |
| R5F104JHAFA#V0 | Identical 52-pin LQFP package and pinout, but with 192 KB flash, 20 KB RAM, and 8 KB data flash - same peripheral set | Preferred for firmware-rich applications requiring larger code space and more RAM for protocol stacks or UI rendering | Drop-in replacement if additional flash/RAM headroom is needed; no hardware changes required |
Compared with R5F104JGAFA#V0, R5F104JGAFB#V0 trades I/O count and ADC channels for smaller footprint, while R5F104JHAFA#V0 offers higher memory capacity within identical mechanical and electrical compatibility - enabling scalable firmware development across product tiers.
Availability
R5F104JGAFA#V0 is available at Aetrix Electronics and suitable for industrial automation, smart metering, and home appliance control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104JGAFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RL78/G14 family delivers true low-power 16-bit performance for cost-sensitive industrial and consumer applications, emphasizing energy efficiency, integrated peripherals, and toolchain maturity for rapid development.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104JGAFA#V0?
The R5F104JGAFA#V0 operates at up to 32 MHz with its high-speed on-chip oscillator, achieving 44 DMIPS performance. This rating is measured under standard conditions (VDD = 3.3 V, TA = 25°C) and reflects integer instruction throughput using the EEMBC CoreMark benchmark methodology defined in the RL78/G14 datasheet Rev. 3.40.
Does the R5F104JGAFA#V0 support in-system programming and secure code protection?
Yes, the R5F104JGAFA#V0 supports full in-system programming via its on-chip debug interface and includes flash security features such as block erase prohibition and flash shield window function. These mechanisms prevent unauthorized readout or modification of code flash contents during field operation or debugging.
How many analog-to-digital converter (ADC) channels does the R5F104JGAFA#V0 provide, and what is its resolution?
The R5F104JGAFA#V0 integrates a 10-bit successive-approximation ADC with up to 12 analog input channels. It supports internal reference voltage (1.45 V), temperature sensor input, and programmable sample-and-hold timing - all confirmed in the RL78/G14 datasheet Section 1.1 "Features" and Table "ROM, RAM capacities".
What packaging and lead pitch does the R5F104JGAFA#V0 use, and is it RoHS-compliant?
The R5F104JGAFA#V0 uses a 52-pin plastic LQFP package with 10 × 10 mm body and 0.65 mm lead pitch, designated by suffix "FA". It complies with RoHS Directive 2011/65/EU and REACH SVHC regulations, as verified in Renesas' official part marking and packaging specification documents.
Can the R5F104JGAFA#V0 operate from a 1.8 V supply, and what peripherals remain functional at that voltage?
Yes, the R5F104JGAFA#V0 supports operation down to 1.6 V, so 1.8 V is fully within specification. At 1.8 V, all core functions, 10-bit ADC (with internal 1.45 V reference), RTC, 12× 16-bit timers, UART/I²C/CSI interfaces, and 8 KB data flash remain fully operational - per datasheet Section 1.1 "Ultra-Low Power Consumption Technology".
What debug interface does the R5F104JGAFA#V0 support, and which emulators are compatible?
The R5F104JGAFA#V0 supports Renesas' standard on-chip debug interface using SWD (Serial Wire Debug) protocol. It is fully compatible with the Renesas E2 and E2 Lite emulators, enabling flash programming, real-time variable monitoring, and hardware breakpoint debugging without requiring external JTAG circuitry.
R5F104JGAFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JGAFA#V0 FAQ
1.How can I place an order for R5F104JGAFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JGAFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JGAFA#V0 reliable?
The price and inventory of R5F104JGAFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JGAFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104JGAFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JGAFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JGAFA#V0?
R5F104JGAFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JGAFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JGAFA#V0?
For technical support, including R5F104JGAFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JGAFA#V0 requirements.
6.How does Aetrix verify that R5F104JGAFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104JGAFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JGAFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104JGAFA#V0?
All R5F104JGAFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JGAFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JGAFA#V0 part is unused and in its original packaging.
Return procedure for R5F104JGAFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JGAFA#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
