Renesas R5F104JHGFA#30
- Part No.:
- R5F104JHGFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JHGFA#30.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:640
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JHGFA#30 from Renesas is a 52-pin LQFP-0.65mm industrial-grade RL78/G14 16-bit MCU with 256 KB flash, 8 KB data flash, 20 KB RAM, and operation from -40°C to +105°C. It delivers 44 DMIPS at 32 MHz, consumes 66 μA/MHz active and 0.60 μA in RTC+LVD-only mode, and integrates UART, I²C, SPI, 16-bit timers, 10-bit ADC (16 ch), and real-time clock for embedded control.
For engineers reviewing the R5F104JHGFA#30 datasheet, R5F104JHGFA#30 pinout, R5F104JHGFA#30 application, or R5F104JHGFA#30 equivalent, key selection criteria include its industrial temperature rating (G-grade), 52-pin LQFP package with 0.65 mm pitch, integrated DTC/ELC peripherals, and support for background data flash rewriting with 1M-cycle endurance.
Technical Context
The R5F104JHGFA#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). It features dual-clock domains: high-speed on-chip oscillator (±1.0% accuracy, selectable up to 32 MHz) and dedicated low-speed oscillator for watchdog and RTC.
Peripheral integration includes Event Link Controller (ELC) for hardware-triggered peripheral chaining, Data Transfer Controller (DTC) with block/repeat/normal transfer modes, and simplified SPI (CSI), UART/LIN, and I²C interfaces-all configurable via peripheral I/O redirection registers (PIOR0/1) without pin remapping constraints.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock Speed | 32 MHz - enables 44 DMIPS performance for real-time control loops |
| Flash Memory | 256 KB code flash - supports complex firmware with bootloader and OTA update partitioning |
| Data Flash | 8 KB - allows 1,000,000 write cycles for parameter storage with background operation (BGO) |
| RAM | 20 KB - sufficient for RTOS stacks, communication buffers, and sensor fusion algorithms |
| ADC | 10-bit resolution, 16 input channels - provides precision analog sensing across industrial voltage ranges (1.6–5.5 V) |
| Operating Temp | -40°C to +105°C (G-grade) - qualified for under-hood automotive and factory-floor industrial use |
| Supply Voltage | 1.6 V to 5.5 V - enables direct interface with 1.8 V, 3.3 V, and 5 V subsystems without level shifters |
Pinout & Package
Package: 52-pin LQFP, 10 × 10 mm body, 0.65 mm pitch, exposed pad not present (standard plastic LQFP).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; timer input; trigger clock source for debug/tracing |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; secondary trigger clock for trace synchronization |
| P10–P17 | CSI1/SPI1, UART2, I²C2, TRDIOx, IVREF/IVCMP | Multi-function serial cluster supporting daisy-chain SPI, LIN-compliant UART, and analog comparator reference routing |
| P20–P27 | ANI0–ANI7 / AVREFP/M / ANO0/1 | 8-channel analog input bank with independent reference pins - enables ratiometric sensor measurement and dual-output DAC sharing |
| P30–P31 | INTP3/RTC1HZ/SCK00, INTP4/TI03/TO03/PCLBUZ0 | Dedicated RTC interrupt output and buzzer-capable timer outputs - supports time-critical alarms and audible feedback without CPU load |
| P50–P51 | SI00/RxD0/SDA00/TRGIOA, SO00/TxD0/TRGIOB | Primary debug/programming interface (SWD-compatible) with tool UART and I²C - enables in-system programming and real-time trace |
| P60–P62 | SCLA0/SDAA0/SSI00 | I²C master/slave + synchronous serial interface - allows concurrent sensor bus and display interface operation |
| P120–P124 | VCOUT0/1, X1/X2/XT1/XT2/EXCLK(S) | Crystal oscillator inputs (32.768 kHz & MHz range) plus external clock inputs - supports hybrid clocking for RTC accuracy and system timing flexibility |
| RESET, REGC, VDD, VSS | Reset, regulator capacitor, power, ground | REGC requires 0.47–1 µF capacitor to VSS for stable internal voltage regulation - critical for low-power mode reliability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | 0.60 μA retention (RTC + LVD active) enables battery-powered operation >10 years on coin cell |
| Background data flash rewriting (BGO) | Full CPU operation during 8 KB data flash writes - eliminates interrupt latency spikes in logging applications |
| Event Link Controller (ELC) | Hardware chaining of 19–26 peripheral events - replaces software ISR overhead for motor commutation or sensor sampling sequences |
| On-chip debug with SWD interface | Single-wire debug using P50/P51 pins - reduces PCB footprint vs JTAG and enables field firmware updates |
| Peripheral I/O redirection (PIOR0/1) | Runtime reassignment of serial/ADC/timer functions to alternate pins - simplifies layout reuse across variants |
| Integrated voltage detector (LVD) | 14-level programmable reset/interrupt - protects against brown-out in variable-load industrial power supplies |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Brushless DC motor drive in HVAC blower or pump systems requiring precise commutation timing and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via TAU timers, and reading current/voltage/temperature via 10-bit ADC. Use Value: SNOOZE mode reduces idle current while maintaining RTC alarm for scheduled maintenance; ELC synchronizes ADC sampling with PWM zero-crossing. | Use Scenario: Battery-powered environmental sensor hub aggregating temperature, humidity, and CO₂ data for building automation. IC Role / Device Role / Timing Role: System-on-chip host managing I²C sensors, UART gateway to BACnet/IP, and RTC-driven wake-up for periodic measurements. Use Value: 0.60 μA RTC+LVD mode extends 2000 mAh coin cell life beyond 5 years; BGO enables seamless firmware updates without interrupting sensor logging. |
| Automotive Body Control | Programmable Power Supply |
Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN communication to central ECU. IC Role / Device Role / Timing Role: LIN-compliant UART node with GPIO-controlled H-bridge drivers and wake-on-LIN capability. Use Value: G-grade (-40°C to +105°C) qualification ensures reliability in under-dash environments; built-in LVD prevents erratic behavior during cranking transients. | Use Scenario: Digitally adjustable bench power supply with voltage/current setpoint control and USB-C PD negotiation. IC Role / Device Role / Timing Role: Precision analog front-end controller interfacing with DAC, ADC, and isolated digital isolators for feedback loop closure. Use Value: Dual AVREFP/AVREFM inputs enable true differential ADC measurements; 256 KB flash hosts multiple calibration tables per output range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JGAFB#30 | Same 256 KB flash, 8 KB data flash, 20 KB RAM, but in 48-pin LFQFP (0.5 mm pitch) package | Lacks two ADC channels (14 vs 16) and one UART channel; no RTC1HZ pin | Select when board space constraints favor smaller 7×7 mm footprint and reduced analog I/O count is acceptable |
| R5F104JHGLA#30 | Same 52-pin count and memory, but WFLGA 4×4 mm package with 0.5 mm pitch and exposed thermal pad | Lower thermal resistance enables higher ambient operation; no dedicated RTC1HZ output pin | Choose for compact, thermally demanding designs where reflow compatibility with fine-pitch QFN is confirmed |
Compared with R5F104JGAFB#30 and R5F104JHGLA#30, the R5F104JHGFA#30 provides full 16-channel ADC support, RTC1HZ output for external timing sync, and LQFP mechanical robustness-making it optimal for industrial control panels and automotive modules requiring long-term reliability and signal integrity.
Availability
R5F104JHGFA#30 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, automotive body electronics, programmable power supplies, and building automation systems requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for R5F104JHGFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, energy-constrained embedded applications requiring rich analog integration, real-time responsiveness, and industrial temperature resilience.
FAQ
What is the maximum operating frequency and associated performance of the R5F104JHGFA#30?
The R5F104JHGFA#30 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. Its minimum instruction execution time is 0.03125 µs at this speed, and it supports dynamic clock scaling down to 32.768 kHz for ultra-low-power RTC operation. This dual-speed capability makes the R5F104JHGFA#30 suitable for both high-throughput control tasks and extended battery-life applications.
Does the R5F104JHGFA#30 support in-system programming and debugging?
Yes, the R5F104JHGFA#30 supports single-wire debug (SWD) via pins P50 (TRGIOA) and P51 (TRGIOB), enabling full in-system programming, real-time trace, and breakpoint debugging without requiring a dedicated debug header. The on-chip debug function also supports flash self-programming with boot swapping and flash shield window protection, allowing secure firmware updates in deployed R5F104JHGFA#30-based systems.
How many analog input channels does the R5F104JHGFA#30 provide, and what is their resolution?
The R5F104JHGFA#30 integrates a 10-bit successive-approximation ADC with 16 analog input channels (ANI0–ANI15), plus two additional dedicated inputs (ANI16, ANI17) on P00/P01 and two VCOUT outputs (ANI18, ANI19) usable as analog sources. All channels operate across the full 1.6 V to 5.5 V supply range, with selectable internal reference (1.45 V) or external AVREFP/AVREFM inputs for ratiometric accuracy.
What low-power modes are available on the R5F104JHGFA#30, and what is the lowest achievable current draw?
The R5F104JHGFA#30 offers HALT, STOP, and SNOOZE low-power modes. In STOP mode with only RTC and LVD active, it achieves 0.60 μA typical current consumption. With full RAM retention and real-time clock running, this enables decade-scale operation on standard coin-cell batteries. The 66 μA/MHz active-mode efficiency further optimizes energy use in duty-cycled applications.
Is the R5F104JHGFA#30 qualified for automotive or industrial temperature ranges?
Yes, the R5F104JHGFA#30 carries the 'G' grade designation, certifying operation from -40°C to +105°C - meeting industrial and under-hood automotive requirements. This qualification covers all specified electrical parameters, including flash endurance, ADC linearity, and oscillator stability, ensuring reliable performance in harsh thermal environments without derating.
R5F104JHGFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JHGFA#30 FAQ
1.How can I place an order for R5F104JHGFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JHGFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JHGFA#30 reliable?
The price and inventory of R5F104JHGFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JHGFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104JHGFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JHGFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JHGFA#30?
R5F104JHGFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JHGFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JHGFA#30?
For technical support, including R5F104JHGFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JHGFA#30 requirements.
6.How does Aetrix verify that R5F104JHGFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104JHGFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JHGFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104JHGFA#30?
All R5F104JHGFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JHGFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JHGFA#30 part is unused and in its original packaging.
Return procedure for R5F104JHGFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JHGFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

