Renesas R5F104JHGFA#V0
- Part No.:
- R5F104JHGFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JHGFA#V0.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,154
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JHGFA#V0 from Renesas is a 52-pin LQFP-0.65 mm pitch, industrial-grade (G) RL78/G14 16-bit microcontroller with 256 KB flash, 8 KB data flash, 20 KB RAM, and operation from -40°C to +105°C. It integrates a 32 MHz RL78 CPU core delivering 44 DMIPS, ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), 12-bit ADC (20 channels), dual DAC, RTC with calendar, and multiple serial interfaces including UART/LIN, I²C, and CSI.
For engineers reviewing the R5F104JHGFA#V0 datasheet, R5F104JHGFA#V0 pinout, R5F104JHGFA#V0 application, or R5F104JHGFA#V0 equivalent, key selection considerations include its 52-pin LQFP package with 0.65 mm pitch, industrial temperature rating (−40°C to +105°C), integrated LIN-capable UARTs for automotive body electronics, and hardware event linking via ELC for deterministic peripheral coordination.
Technical Context
The R5F104JHGFA#V0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It supports on-chip debug, self-programming with boot swap, and background operation during data flash rewriting.
Its peripheral set includes an Event Link Controller (ELC) enabling direct hardware-triggered peripheral activation without CPU intervention, a Data Transfer Controller (DTC) supporting chain transfers, and a Real-Time Clock with calendar, alarm, and clock correction - all operating in ultra-low-power STOP and SNOOZE modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash with 1 KB block size, security lock, and self-programming |
| Data Flash | 8 KB with 1,000,000 write cycles, background operation (BGO), VDD = 1.8–5.5 V |
| RAM | 20 KB on-chip SRAM, including dedicated areas for flash library execution |
| ADC | 10-bit resolution, 20-channel input, internal 1.45 V reference and temperature sensor |
| DAC | Two 8-bit channels, 0 V to VDD output range, real-time update capability |
| Operating Temp | −40°C to +105°C (industrial G-grade), qualified for extended thermal cycling |
| Supply Voltage | 1.6 V to 5.5 V single supply, enabling direct interface with 1.8/2.5/3.3 V logic |
Pinout & Package
Package: 52-pin LQFP, 10 × 10 mm body, 0.65 mm pitch, exposed pad not applicable (plastic LQFP).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121/X1 | Crystal input | Connects to external 32.768 kHz crystal for RTC and low-power subsystem clock |
| P122/X2/EXCLK | Crystal output / external clock input | Drives crystal resonator or accepts external clock source up to 20 MHz |
| P137/INTP0 | Interrupt input | Dedicated wake-up interrupt pin with configurable sensitivity and priority |
| P30/RTC1HZ/SCK00/SCL00/TRJO0 | Multiplexed I/O | Provides 1 Hz RTC output or I²C/SPI master clock; enables JTAG boundary scan |
| P14/RxD2/SI20/SDA20/TRDIOD0/(SCLA0) | Serial interface I/O | Configurable as UART receive, SPI slave-in, I²C data, or secondary I²C clock |
| P17/TI02/TO02/TRDIOA0/TRDCLK/IVCMP0 | Timer & analog comparator | Supports input capture, PWM output, event triggering, and comparator output routing |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables battery-powered operation with sub-μA retention and fast wake-up (< 4 μs from STOP) |
| Event Link Controller (ELC) | Eliminates CPU polling by directly linking 19–26 peripheral events to trigger actions (e.g., ADC start on timer match) |
| Hardware Data Transfer Controller (DTC) | Offloads CPU for memory-to-peripheral transfers with repeat/block modes and chain activation |
| Integrated LIN-capable UART | Meets ISO 17987-4 physical layer requirements for LIN 2.2A/B using internal baud rate generation |
| On-chip voltage detector (LVD) | 14-level programmable reset/interrupt threshold ensures reliable brown-out protection across VDD range |
| Real-time clock with calendar | Tracks time/date up to year 99 with alarm, periodic interrupt, and ±1 ppm correction via software calibration |
Applications
| Automotive Body Control Module | Industrial Sensor Hub |
|---|---|
Use Scenario: Centralized control of door locks, window lifts, mirror adjustment, and interior lighting in 12 V vehicle systems. IC Role / Device Role / Timing Role: Main MCU executing LIN slave protocol, managing GPIO-driven actuators, and monitoring analog sensor inputs (e.g., ambient light, temperature). Use Value: Integrated LIN UART eliminates external transceiver; 10-bit ADC with internal reference enables accurate cabin environment sensing without external components. | Use Scenario: Multi-sensor acquisition node aggregating temperature, humidity, pressure, and vibration data for predictive maintenance in factory equipment. IC Role / Device Role / Timing Role: Low-power host controller sampling sensors via ADC/DAC, timestamping readings with RTC calendar, and transmitting over UART/I²C to gateway. Use Value: 20 KB RAM buffers extended sensor logs; BGO data flash allows firmware updates and parameter storage without halting measurement. |
| Smart Home Thermostat | Medical Portable Monitor |
Use Scenario: Battery-operated HVAC controller with display, keypad, and wireless connectivity (via external module). IC Role / Device Role / Timing Role: System manager handling user interface, environmental sensing, relay control, and communication interface management. Use Value: 0.60 μA STOP mode with RTC+LVD extends coin-cell life >5 years; internal 1.45 V reference ensures stable ADC accuracy across battery discharge. | Use Scenario: Wearable or handheld vital sign monitor measuring pulse oximetry, skin temperature, and motion via analog front-end. IC Role / Device Role / Timing Role: Signal processor acquiring analog biosignals, performing basic filtering, and formatting data for Bluetooth transmission. Use Value: Dual 8-bit DACs support real-time waveform generation for calibration; ELC synchronizes ADC sampling with LED driver timing for synchronized PPG acquisition. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JEGFA#V0 | Same 52-pin LQFP package, identical peripherals, but 192 KB flash / 20 KB RAM | Suitable where firmware footprint is < 192 KB and no future expansion needed | Select when cost optimization is prioritized and full 256 KB flash is unnecessary |
| R5F104JHGFB#V0 | Same flash/RAM specs, but LFQFP-0.5 mm pitch (7×7 mm) instead of LQFP-0.65 mm (10×10 mm) | Better suited for space-constrained PCBs requiring smaller footprint and finer pitch | Choose for high-density layouts where board area is critical and assembly supports 0.5 mm pitch |
Compared with R5F104JEGFA#V0 and R5F104JHGFB#V0, the R5F104JHGFA#V0 provides maximum code density in a standard 0.65 mm pitch LQFP package - ideal for industrial designs needing field-upgradable firmware and layout compatibility with legacy 10×10 mm footprints.
Availability
R5F104JHGFA#V0 is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor hubs, smart thermostats, and portable medical monitors requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for R5F104JHGFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit performance for general-purpose embedded control, targeting cost-sensitive, energy-efficient applications requiring rich analog integration and robust industrial qualification.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104JHGFA#V0?
The R5F104JHGFA#V0 operates at up to 32 MHz with its RL78 CPU core, achieving 44 DMIPS performance. This rating is measured under standard conditions (VDD = 3.3 V, TA = 25°C) using the EEMBC CoreMark benchmark and reflects sustained integer throughput with cache disabled and pipeline fully utilized.
Does the R5F104JHGFA#V0 support LIN communication, and which UART channels are LIN-capable?
Yes, the R5F104JHGFA#V0 supports LIN 2.2A/B communication via its UART2 and UART3 modules (P13/TxD2 and P14/RxD2 pins), which include built-in LIN break detection, sync field generation, and checksum calculation. No external LIN transceiver is required for basic slave-node implementation.
What are the flash memory configuration details - block size, erase granularity, and security features - for the R5F104JHGFA#V0?
The R5F104JHGFA#V0 features 256 KB of on-chip code flash organized in 1 KB blocks. Erase is performed per block; individual blocks can be locked against erase/write via flash shield window settings. Security functions include prohibition of block erase/rewrite and on-chip debug disable after programming.
How does the Real-Time Clock (RTC) in the R5F104JHGFA#V0 differ from basic timer-based implementations?
The R5F104JHGFA#V0 RTC is a dedicated calendar module supporting year/month/day/hour/minute/second with leap-year correction, alarm interrupts, periodic interrupts (1 Hz to 1 month), and software-adjustable clock correction (±1 ppm steps). It operates independently in STOP mode using only the 32.768 kHz crystal, unlike general-purpose timers that require CPU supervision.
Can the R5F104JHGFA#V0 operate from a single 1.8 V supply, and what peripherals remain functional at that voltage?
Yes, the R5F104JHGFA#V0 supports 1.6 V to 5.5 V operation, and all core peripherals - including 10-bit ADC (with internal 1.45 V reference), 8-bit DACs, RTC, UART, I²C, CSI, timers, and GPIO - are fully specified and functional at 1.8 V. The high-accuracy on-chip oscillator remains stable within ±1.0% across this range.
R5F104JHGFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JHGFA#V0 FAQ
1.How can I place an order for R5F104JHGFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JHGFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JHGFA#V0 reliable?
The price and inventory of R5F104JHGFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JHGFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104JHGFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JHGFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JHGFA#V0?
R5F104JHGFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JHGFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JHGFA#V0?
For technical support, including R5F104JHGFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JHGFA#V0 requirements.
6.How does Aetrix verify that R5F104JHGFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104JHGFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JHGFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104JHGFA#V0?
All R5F104JHGFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JHGFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JHGFA#V0 part is unused and in its original packaging.
Return procedure for R5F104JHGFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JHGFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

