Renesas R5F104JJGFA#30
- Part No.:
- R5F104JJGFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 52-LQFP
- Datasheet:
-
R5F104JJGFA#30.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 52LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:640
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104JJGFA#30 from Renesas is a 52-pin LQFP-0.65mm-pitch 16-bit RL78/G14 microcontroller with 256 KB flash, 8 KB data flash, 20 KB RAM, and industrial-grade -40°C to +105°C operation (G-grade). It integrates 12-bit ADC (16 channels), dual 8-bit DACs, RTC with calendar, 12-channel 16-bit TAU timer, UART/LIN, I²C, CSI, and ultra-low-power modes (0.60 μA in STOP with RTC+LVD).
For engineers reviewing the R5F104JJGFA#30 datasheet, R5F104JJGFA#30 pinout, R5F104JJGFA#30 application, or R5F104JJGFA#30 equivalent, key selection criteria include its G-grade temperature rating, 52-pin LQFP package with 0.65 mm pitch, integrated LIN-capable UARTs for automotive body electronics, and hardware event linking (ELC) for deterministic peripheral coordination without CPU intervention.
Technical Context
The R5F104JJGFA#30 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem comprises 256 KB on-chip flash (1 KB block size), 8 KB data flash with background operation (BGO), and 20 KB SRAM - all accessible within a 1 MB address space.
Peripherals are orchestrated via Event Link Controller (ELC), enabling direct signal routing between 19–26 event sources and target functions (e.g., ADC trigger → DMA transfer), while the Data Transfer Controller (DTC) supports normal, repeat, and block transfer modes activated by interrupts, including chain transfer for multi-step data movement without CPU load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash; 1 KB erase blocks; security lock against unauthorized rewrite |
| Data Flash | 8 KB; 1,000,000 write cycles; BGO allows concurrent program execution during rewrite |
| RAM | 20 KB on-chip SRAM; used by flash library starting at F9F00H |
| ADC | 12-bit resolution, 16 analog inputs, internal 1.45 V reference and temperature sensor |
| DAC | Two 8-bit channels; output range 0 V to VDD; real-time update capability |
| Operating Temp | -40°C to +105°C (G-grade industrial); qualified for extended thermal cycling |
| Supply Voltage | 1.6 V to 5.5 V single supply; enables direct interface with 1.8/2.5/3.3 V logic |
Pinout & Package
Package: 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch), RoHS-compliant, moisture sensitivity level (MSL) 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121/X1 | Crystal input | Connects to 32.768 kHz tuning-fork crystal for RTC accuracy and low-power clock source |
| P122/X2/EXCLK | Crystal output / external clock input | Drives crystal; alternatively accepts external clock up to 20 MHz for system timing flexibility |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; debounced externally for noise immunity |
| VDD / VSS | Power supply / ground | Dual power pins per side reduce IR drop; decoupling required near REGC pin |
| REGC | Regulator capacitor terminal | Must connect 0.47–1 µF capacitor to VSS to stabilize internal voltage regulator |
| P137/INTP0 | Interrupt input 0 | Edge-triggered wake-up source from STOP/HALT modes; supports low-power sensing |
| P30/RTC1HZ | Real-time clock output | Provides 1 Hz square wave for timekeeping UI or low-power scheduler synchronization |
| P14/RxD2 | UART2 receive input | LIN-bus compliant; supports automatic sync-break detection and checksum verification |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA typical current draw with RTC and LVD active - enables decade-scale battery life in metering |
| Event Link Controller (ELC) | Eliminates CPU polling/interrupt latency by hardwiring peripheral events (e.g., ADC EOC → DTC start) |
| Background operation (BGO) | Enables firmware updates or calibration storage while main application runs uninterrupted from flash |
| Hardware CRC calculator | Accelerates firmware integrity checks and secure boot validation without CPU overhead |
| On-chip debug interface | Fully functional single-wire debug (SWD) with flash breakpoints and real-time variable watch |
| Peripheral I/O redirection | Dynamic remapping of serial/ADC/timer functions to alternate pins via PIO registers - simplifies PCB layout reuse |
Applications
| Smart Energy Metering | Automotive Body Control Module |
|---|---|
Use Scenario: Residential electricity/water/gas meter with tamper detection, display, and PLC/RF communication. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing LCD driver, and handling secure firmware updates via BGO. Use Value: 0.60 μA STOP mode extends 10-year battery life; integrated RTC with calendar ensures accurate billing intervals without external components. | Use Scenario: Door module controlling window lift, mirror fold, and interior lighting with LIN communication to central ECU. IC Role / Device Role / Timing Role: LIN slave node with hardware LIN protocol support, PWM for motor control, and ADC for position sensing. Use Value: LIN-capable UARTs eliminate external transceivers; ELC synchronizes ADC sampling with motor commutation timing for precise feedback. |
| Industrial Sensor Hub | Home Appliance Control Unit |
Use Scenario: Multi-sensor node aggregating temperature, humidity, pressure, and vibration data for predictive maintenance. IC Role / Device Role / Timing Role: Sensor fusion processor with simultaneous 16-channel ADC sampling, real-time DAC output for analog actuator control, and SPI/I²C master for sensor interfacing. Use Value: 20 KB RAM buffers raw sensor streams; hardware CRC ensures data integrity across noisy factory environments. | Use Scenario: Washing machine main board managing motor drive, water valve, heater, and user interface. IC Role / Device Role / Timing Role: Real-time motor control unit using TAU timers for precise PWM generation and ADC for current sensing. Use Value: Dual 8-bit DACs drive analog front-end circuits (e.g., heater current reference); SNOOZE mode reduces idle power during pause cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104JHGFA#30 | Same 52-pin LQFP package, identical peripherals, but 192 KB flash / 20 KB RAM | Suitable where firmware footprint < 192 KB and no future expansion needed | Select when cost optimization is prioritized over headroom for feature updates or field upgrades |
| R5F104JLGFA#30 | Same 52-pin LQFP package, identical peripherals, but 384 KB flash / 32 KB RAM | Required for complex GUI stacks, OTA firmware, or multi-protocol wireless coexistence stacks | Choose when future-proofing against firmware bloat or adding BLE/Zigbee stack is planned |
Compared with R5F104JJGFA#30, the R5F104JHGFA#30 offers lower memory capacity at reduced cost for stable, mature designs, while the R5F104JLGFA#30 provides scalable headroom for evolving feature sets - all share identical pinout, timing, and peripheral register maps for seamless migration.
Availability
R5F104JJGFA#30 is available at Aetrix Electronics and suitable for smart energy metering, automotive body electronics, industrial sensor hubs, and home appliance control requiring stable component supply across extended product lifecycles.
Supply support for R5F104JJGFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family delivers true low-power performance (66 μA/MHz active, 0.60 μA STOP) for cost-sensitive, battery-operated, and thermally constrained general-purpose embedded systems.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104JJGFA#30?
The R5F104JJGFA#30 operates up to 32 MHz with a typical active current of 66 μA/MHz at VDD = 3.0 V and TA = 25°C. At full speed, this equates to ~2.1 mA total supply current. Its ultra-low-power architecture maintains functionality down to 1.6 V, enabling operation directly from single-cell Li-ion or alkaline batteries without regulators.
Does the R5F104JJGFA#30 support LIN bus communication, and which UART channels implement it?
Yes, the R5F104JJGFA#30 supports LIN 2.2 protocol via UART2 (P14/RxD2 and P13/TxD2) and UART3 (P15/SCK20 and P16/TO01), both featuring hardware sync-break detection, checksum generation/verification, and automatic header identification - eliminating software overhead for LIN slave node implementation.
What is the purpose of the REGC pin on the R5F104JJGFA#30, and what capacitor value is required?
The REGC pin on the R5F104JJGFA#30 connects to the internal voltage regulator's stabilization capacitor. A 0.47 µF to 1.0 µF ceramic capacitor must be placed between REGC and VSS, located as close as possible to the pin. Failure to install this capacitor causes unstable operation or failure to exit reset due to regulator oscillation.
How many analog input channels does the R5F104JJGFA#30 ADC support, and what reference options are available?
The R5F104JJGFA#30 features a 12-bit successive-approximation ADC with 16 analog input channels (ANI0–ANI15). Reference voltage options include external AVREFP/AVREFM pins, internal 1.45 V bandgap reference, or VDD itself - selectable per channel via ADSCR register, enabling mixed-signal measurement across varying sensor output ranges.
Is the R5F104JJGFA#30 pin-compatible with other RL78/G14 variants in the same 52-pin LQFP package?
Yes, all RL78/G14 devices in the 52-pin LQFP-0.65mm package (e.g., R5F104JCAFA#30 through R5F104JJGFA#30 and R5F104JLGFA#30) share identical pinouts, electrical characteristics, and peripheral mappings. Firmware and PCB designs are interchangeable across flash/RAM variants - only memory configuration and grade differ.
R5F104JJGFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 52-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 38
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104JJGFA#30 FAQ
1.How can I place an order for R5F104JJGFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104JJGFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104JJGFA#30 reliable?
The price and inventory of R5F104JJGFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104JJGFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104JJGFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104JJGFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104JJGFA#30?
R5F104JJGFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104JJGFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104JJGFA#30?
For technical support, including R5F104JJGFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104JJGFA#30 requirements.
6.How does Aetrix verify that R5F104JJGFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104JJGFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104JJGFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104JJGFA#30?
All R5F104JJGFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104JJGFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104JJGFA#30 part is unused and in its original packaging.
Return procedure for R5F104JJGFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104JJGFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

