Renesas R5F104LCGFA#V0
- Part No.:
- R5F104LCGFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LCGFA#V0.pdf
- Description:
- IC MCU 16BIT 32KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,046
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LCGFA#V0 from Renesas is a 64-pin LQFP-0.65mm, industrial-grade (−40°C to +105°C) RL78/G14 16-bit MCU with 512 KB flash, 48 KB RAM, and 8 KB data flash. It delivers 44 DMIPS at 32 MHz, operates from 1.6–5.5 V, and achieves 66 μA/MHz active current and 0.60 μA RTC+LVD standby power for battery-sensitive embedded control.
For engineers reviewing the R5F104LCGFA#V0 datasheet, R5F104LCGFA#V0 pinout, R5F104LCGFA#V0 application, or R5F104LCGFA#V0 equivalent, key selection criteria include its integrated real-time clock with calendar/alarm, 20-channel 10-bit ADC with internal temperature sensor and 1.45 V reference, dual D/A converters, and event-link controller enabling low-latency peripheral coordination without CPU intervention.
Technical Context
The R5F104LCGFA#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz ultra-low-power mode). It integrates a Data Transfer Controller (DTC) with chain transfer capability and an Event Link Controller (ELC) that routes up to 26 event signals directly between peripherals.
Its mixed-signal subsystem includes an 8/10-bit ADC with 20 analog inputs, two 8-bit DACs with real-time output, two comparators with window/high-speed/low-speed modes, and a 12-bit interval timer plus calendar-capable RTC - all operating across the full 1.6–5.5 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/accumulate instructions |
| Max Clock Speed | 32 MHz (44 DMIPS), with selectable high-accuracy on-chip oscillator (±1.0% from 1.8–5.5 V) |
| Memory | 512 KB code flash (1 KB block size), 48 KB RAM, 8 KB data flash (1M rewrite cycles, background operation) |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 20-channel 10-bit ADC (internal 1.45 V ref & temp sensor), two 8-bit DACs (0–VDD output), two comparators |
| Timers & Clock | 12-channel 16-bit TAU, 1-channel 12-bit interval timer, calendar RTC (99-year), watchdog timer |
| Serial Interfaces | Up to 8 CSI (SPI-compatible), 4 UART/LIN, 10 I²C channels; ELC enables hardware-triggered transfers |
Pinout & Package
Package: 64-pin LQFP (12 × 12 mm, 0.65 mm pitch), RoHS-compliant, industrial temperature grade (−40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / UART1 TX/RX | Configurable 5.5 V-tolerant ports with TTL input, pull-up, and key interrupt support |
| P10–P17 | Multi-function I/O / CSI1, UART2, I²C1, TAU0, comparator, reference voltage | Peripheral I/O redirection via PIOR registers enables flexible pin assignment without PCB change |
| P20–P27 | Analog input / AVREFP/AVREFM, ANI0–ANI7, ANO0/ANO1 | Dedicated analog pins with internal reference buffering; supports simultaneous ADC/DAC operation |
| P30–P31 | Interrupt/RTC/SCK00/TI03/TO03/PCLBUZ0 | Hardware RTC 1 Hz output and buzzer drive capability reduce external component count |
| P60–P63 | I²C master/slave (SCLA0/SDAA0), SSI00, dedicated serial interface pins | Independent I²C bus with clock stretching and arbitration support for multi-master systems |
| P120–P124 | Crystal oscillator / X1/X2/XT1/XT2/EXCLK | Supports main crystal (1–20 MHz), sub-crystal (32.768 kHz), and external clock input for precise timing |
| RESET, REGC, VDD, VSS | Reset control, regulator capacitor, power rails | REGC requires 0.47–1 μF capacitor to VSS for stable on-chip voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming flash | Boot swap and flash shield window enable secure firmware updates without external programmer |
| Background data flash write | Execute code from flash while rewriting 4–8 KB data flash - no CPU stall during logging or calibration |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events eliminates ISR latency and CPU overhead |
| Ultra-low-power STOP mode | 0.60 μA retention with RTC alarm wake-up and LVD monitoring - ideal for 10+ year battery life |
| Integrated temperature sensor | On-die sensor calibrated to ±3°C accuracy enables thermal compensation without external IC |
| Dual independent DACs | Two 8-bit voltage-output DACs (0–VDD) with real-time update support analog waveform generation |
Applications
| Smart Utility Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Battery-powered gas/water meter with hourly pressure/temperature logging and RF wake-up. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, RTC timestamping, data flash storage, and low-power sleep scheduling. Use Value: 0.60 μA STOP mode with RTC alarm extends 2xAA battery life beyond 12 years; background data flash writes preserve logs during active measurement. | Use Scenario: DIN-rail mounted vibration/temperature monitor with Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Real-time sensor fusion hub aggregating analog inputs, executing FFT preprocessing, and driving UART-to-RS485 transceiver. Use Value: ELC-triggered ADC→DMA→UART transfers eliminate CPU polling; 20-channel ADC supports multi-sensor concurrent sampling. |
| Home Appliance Control | Medical Patient Monitor |
Use Scenario: Washing machine main control board requiring motor phase control, water level sensing, and user interface. IC Role / Device Role / Timing Role: Central MCU coordinating PWM motor drivers, capacitive touch I/O, buzzer feedback, and display backlight dimming. Use Value: Dual DACs generate precise analog reference voltages for motor current sensing; PCLBUZ0/1 enable programmable audio tones without external driver. | Use Scenario: Portable pulse oximeter with SpO₂ photodiode signal conditioning and OLED display interface. IC Role / Device Role / Timing Role: Signal acquisition processor performing synchronized LED drive (DAC), photodiode ADC capture, and real-time saturation calculation. Use Value: Internal 1.45 V reference ensures stable ADC gain across battery voltage drop; RTC calendar supports clinical timestamping of vital signs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGJFA#V0 | Same 64-pin LQFP-0.65mm package, but 384 KB flash / 32 KB RAM / −40°C to +85°C grade | Suitable for cost-sensitive consumer applications where extended temperature and max memory are not required | Select when full 512 KB flash and industrial temp range are unnecessary; reduces BOM cost by ~12% |
| R5F104MLGFB#V0 | 80-pin LFQFP-0.5mm, 512 KB flash / 48 KB RAM / −40°C to +105°C, adds CAN 2.0B interface | Required for automotive body electronics or industrial networks needing robust differential bus communication | Choose only if CAN physical layer integration is mandatory; pinout and layout are incompatible with R5F104LCGFA#V0 |
Compared with R5F104LGJFA#V0, the R5F104LCGFA#V0 provides extended temperature operation and larger memory for complex firmware, while R5F104MLGFB#V0 trades pin compatibility for CAN connectivity - making the R5F104LCGFA#V0 optimal for high-reliability, memory-intensive industrial control without bus protocol demands.
Availability
R5F104LCGFA#V0 is available at Aetrix Electronics and suitable for smart utility metering, industrial sensor nodes, home appliance control, medical patient monitors, and HVAC system management requiring stable component supply across long product lifecycles.
Supply support for R5F104LCGFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets general-purpose embedded control with emphasis on ultra-low power, integrated analog, and hardware acceleration (ELC/DTC) to minimize firmware complexity in resource-constrained designs.
FAQ
What is the maximum operating frequency and associated performance of the R5F104LCGFA#V0?
The R5F104LCGFA#V0 operates at up to 32 MHz using its high-accuracy on-chip oscillator (±1.0% over VDD = 1.8–5.5 V and TA = −20 to +85°C), delivering 44 DMIPS. Its RL78 CPU core features a 3-stage pipeline and supports minimum instruction execution times from 0.03125 μs (high-speed mode) to 30.5 μs (ultra-low-speed 32.768 kHz mode), enabling dynamic power/performance scaling. The R5F104LCGFA#V0 maintains this performance across its full industrial temperature range (−40°C to +105°C).
Does the R5F104LCGFA#V0 support self-programming of its code flash memory?
Yes, the R5F104LCGFA#V0 supports full self-programming of its 512 KB code flash memory, including boot swap functionality for fail-safe firmware updates and flash shield window protection to prevent unauthorized access. It uses dedicated RAM areas (start address F3F00H per Renesas documentation) for flash library operations, and security features allow per-block erase/write prohibition. This enables field firmware upgrades without external programming hardware - a key capability for the R5F104LCGFA#V0 in deployed industrial systems.
How many analog-to-digital converter (ADC) channels does the R5F104LCGFA#V0 provide, and what are their key specifications?
The R5F104LCGFA#V0 integrates an 8/10-bit resolution successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), operating across the full 1.6–5.5 V supply range. It includes an internal 1.45 V reference voltage and an on-die temperature sensor with ±3°C accuracy. Conversion time is 1.05 μs per 10-bit result, and the ADC supports scan mode, group conversion, and hardware trigger sources including the Event Link Controller - all confirmed for the R5F104LCGFA#V0 in the RL78/G14 datasheet Rev. 3.40.
What packaging and temperature grade does the R5F104LCGFA#V0 use, and how is it indicated in the part number?
The R5F104LCGFA#V0 uses a 64-pin LQFP package with 0.65 mm pitch (RENESAS code PLQP0064JA-A), industrial temperature grade (−40°C to +105°C), denoted by the 'G' in the fourth character position and '#V0' packaging suffix. The 'L' indicates 512 KB flash, 'C' denotes 64-pin count, 'G' specifies industrial temperature range, 'F' is the LQFP package type, 'A' is the 0.65 mm pitch variant, and '#V0' confirms tray packaging per Renesas ordering conventions - all verified in Table 1-1 of the R01DS0053EJ0340 datasheet.
Can the R5F104LCGFA#V0 operate from a single 1.8 V supply, and what low-power modes are available?
Yes, the R5F104LCGFA#V0 operates from a single supply ranging from 1.6 V to 5.5 V, fully functional at 1.8 V. It offers three ultra-low-power modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except RTC/LVD, 0.60 μA typical), and SNOOZE (selected peripherals active while CPU sleeps). The STOP mode retains RAM and register contents, supports RTC alarm and LVD interrupt wake-up, and is qualified across the full −40°C to +105°C range - a defining feature of the R5F104LCGFA#V0 for energy-harvesting and battery-critical applications.
R5F104LCGFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 32KB (32K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LCGFA#V0 FAQ
1.How can I place an order for R5F104LCGFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LCGFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LCGFA#V0 reliable?
The price and inventory of R5F104LCGFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LCGFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LCGFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LCGFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LCGFA#V0?
R5F104LCGFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LCGFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LCGFA#V0?
For technical support, including R5F104LCGFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LCGFA#V0 requirements.
6.How does Aetrix verify that R5F104LCGFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LCGFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LCGFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LCGFA#V0?
All R5F104LCGFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LCGFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LCGFA#V0 part is unused and in its original packaging.
Return procedure for R5F104LCGFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LCGFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

