Renesas R5F104LDAFB#X0
- Part No.:
- R5F104LDAFB#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LDAFB#X0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,823
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LDAFB#X0 from Renesas is a 64-pin LFQFP (10 × 10 mm, 0.5 mm pitch), industrial-grade RL78/G14 16-bit MCU with 32 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6–5.5 V at –40 to +85°C. It delivers 44 DMIPS at 32 MHz, integrates a real-time clock, 10-bit ADC (16 channels), UART/SPI/I²C interfaces, and ultra-low-power HALT/STOP/SNOOZE modes-used in battery-powered industrial sensors and smart metering endpoints.
For engineers reviewing the R5F104LDAFB#X0 datasheet, R5F104LDAFB#X0 pinout, R5F104LDAFB#X0 application, or R5F104LDAFB#X0 equivalent, key selection criteria include its 64-pin LFQFP-0.5mm package, 32 KB code flash with self-programming, 10-bit ADC with internal reference, RTC calendar function, and support for LIN-bus UART - all validated for industrial ambient operation without external crystal dependency.
Technical Context
The R5F104LDAFB#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). It integrates a Data Transfer Controller (DTC) for autonomous memory transfers triggered by 19–26 event sources via the Event Link Controller (ELC), enabling low-CPU-overhead peripheral coordination.
Its power management includes on-chip POR and LVD with 14 selectable voltage detection levels, plus ultra-low-power STOP mode (0.60 μA with RTC + LVD active). The high-speed on-chip oscillator supports 12 selectable frequencies (1–64 MHz) with ±1.0% accuracy across full voltage and temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 32 KB code flash + 4 KB data flash; block size 1 KB; supports BGO and self-programming |
| RAM | 4 KB on-chip RAM; used by flash library starting at F3F00H |
| ADC | 10-bit resolution, 16 analog input channels, internal 1.45 V reference and temperature sensor |
| Operating Voltage | 1.6 V to 5.5 V single supply; enables direct Li-ion or 3.3 V system integration |
| Temperature Range | –40°C to +85°C (industrial grade, D-suffix) |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD), SNOOZE (fast wake-up with peripheral operation) |
Pinout & Package
Package: 64-pin LFQFP (10 × 10 mm, 0.5 mm pitch), RoHS-compliant, moisture sensitivity level 3. Pin 1 marked with dot; exposed pad not present (unlike HWQFN variants).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz tuning-fork crystal for RTC; optional for main clock if using on-chip oscillator |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal; also accepts external clock up to 20 MHz for synchronous timing |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; debounced internally for noise immunity |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 μF ceramic capacitor to VSS for internal voltage regulator stability |
| P137 / INTP0 | External interrupt input | Dedicated edge-triggered interrupt pin with configurable polarity; no software debounce required |
| P60 / SCLA0 | I²C serial clock line | Open-drain, supports standard/fast-mode I²C (100/400 kbps); shares pin with other peripherals via PIOR |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw while maintaining RTC operation and LVD monitoring - extends battery life in maintenance-free sensors |
| Background operation (BGO) | Enables CPU execution from flash while rewriting data flash - critical for firmware updates without halting real-time control |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events (e.g., ADC EOC → DTC trigger) eliminates ISR latency and CPU polling overhead |
| On-chip LIN-capable UART | Hardware LIN bus support (ISO 17987) with automatic sync-break detection and checksum generation - reduces external transceiver count in automotive body modules |
| Peripheral I/O redirection | PIOR0/PIOR1 registers allow dynamic remapping of up to 8 peripheral functions to alternate pins - simplifies PCB layout and enables pin-compatible variants |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered temperature/humidity sensor node transmitting data hourly over LoRaWAN. IC Role / Device Role / Timing Role: Main controller managing ADC sampling, RTC-based wake-up scheduling, low-power mode transitions, and UART-to-LoRa module interface. Use Value: 0.60 μA STOP mode with RTC ensures precise wake-up intervals; 10-bit ADC with internal reference eliminates external precision voltage source. | Use Scenario: DIN-rail mounted electricity meter with tamper detection, pulse counting, and RS-485 communication. IC Role / Device Role / Timing Role: System-on-chip handling metrology front-end interfacing (via SPI), pulse accumulation, real-time tariff calculation, and isolated RS-485 UART stack. Use Value: 4 KB data flash stores calibration coefficients and usage logs with 1M-cycle endurance; LIN-capable UART reused as RS-485 half-duplex interface via GPIO-controlled direction pin. |
| Home Appliance Control | Factory Automation I/O Module |
Use Scenario: Washing machine main control board requiring motor phase control, water level sensing, and user interface management. IC Role / Device Role / Timing Role: Real-time executor of PWM-driven triac firing, ADC-based pressure transducer reading, buzzer feedback, and key scan via KR pins. Use Value: 16-channel 10-bit ADC supports simultaneous analog inputs; PCLBUZ0/PCLBUZ1 enable direct piezo driver control without external drivers. | Use Scenario: DIN-mounted digital I/O expansion module with 16 isolated inputs and 8 relay outputs, communicating via Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler - manages Modbus CRC, timer-based input debouncing, and relay coil drive timing via TAU timers. Use Value: 12-channel 16-bit TAU timers provide independent PWM and capture for precise 50/60 Hz input filtering; UART with hardware LIN framing simplifies Modbus frame assembly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LEAFB#X0 | Same package and pinout; 48 KB flash, 5.5 KB RAM, identical peripheral set | Higher code density for complex protocol stacks (e.g., full Modbus TCP offload) | Select when firmware exceeds 32 KB or requires larger RAM buffer for communication stacks |
| R5F104LGAFB#X0 | Same package and pinout; 96 KB flash, 12 KB RAM, adds second UART channel and extra ADC channels | Supports dual-interface designs (e.g., BLE + RS-485) and higher-resolution sensor fusion | Choose when expanding connectivity or adding local analytics without changing PCB layout |
Compared with R5F104LDAFB#X0, the R5F104LEAFB#X0 offers 50% more flash and +37.5% RAM within identical footprint and power profile, while R5F104LGAFB#X0 adds functional headroom for multi-protocol gateways - all three share identical LFQFP-64 pin mapping and industrial temperature rating.
Availability
R5F104LDAFB#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, and home appliance controllers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F104LDAFB#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose applications - designed to replace legacy 8-bit MCUs with enhanced performance, integrated peripherals, and robust industrial qualification.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104LDAFB#X0?
The R5F104LDAFB#X0 achieves a maximum operating frequency of 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS (Dhrystone MIPS) performance. This is confirmed in the RL78/G14 datasheet Rev. 3.40, Section 1.1, and applies directly to the R5F104LDAFB#X0 variant with its 32 KB flash configuration and industrial-grade timing characteristics.
Does the R5F104LDAFB#X0 support hardware LIN bus communication?
Yes, the R5F104LDAFB#X0 supports hardware LIN bus communication via its UART peripheral, which includes dedicated LIN-mode features such as automatic sync-break detection, checksum generation, and identifier filtering per ISO 17987. This capability is documented in Section 1.1 "Serial Interfaces" of the R01DS0053EJ0340 datasheet and applies to all RL78/G14 devices including the R5F104LDAFB#X0.
What is the flash memory organization and write endurance specification for the R5F104LDAFB#X0?
The R5F104LDAFB#X0 contains 32 KB of code flash memory organized in 1 KB blocks, and 4 KB of data flash memory rated for 1,000,000 write/erase cycles (typical). Both memories support background operation (BGO), allowing program execution during data flash rewriting. These values are specified in Table "ROM, RAM capacities" on page 2 of R01DS0053EJ0340 and apply specifically to the R5F104LDAFB#X0's "LD" flash capacity code.
Can the R5F104LDAFB#X0 operate without an external crystal?
Yes, the R5F104LDAFB#X0 can operate entirely without an external crystal, using its high-accuracy on-chip oscillator (±1.0% from –20 to +85°C) for main system clock and its dedicated low-speed on-chip oscillator for watchdog and STOP-mode RTC. External crystals are optional - only required if higher timing precision (e.g., <±100 ppm) or specific frequency synthesis is needed beyond the 12 factory-calibrated on-chip frequencies.
What is the meaning of the "D" suffix and "#X0" packaging code in R5F104LDAFB#X0?
The "D" in R5F104LDAFB#X0 indicates industrial temperature grade (–40°C to +85°C), while "#X0" specifies embossed tape packaging for LFQFP packages per Renesas ordering conventions. This matches Table 1-1 (page 5) of R01DS0053EJ0340, where "#X0" is explicitly assigned to LFQFP/LQFP/LSSOP tape-and-reel formats - confirming R5F104LDAFB#X0 is supplied in tape for automated SMT placement.
R5F104LDAFB#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LDAFB#X0 FAQ
1.How can I place an order for R5F104LDAFB#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LDAFB#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LDAFB#X0 reliable?
The price and inventory of R5F104LDAFB#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LDAFB#X0 is usually 5 days.
3.What payment methods are accepted for R5F104LDAFB#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LDAFB#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LDAFB#X0?
R5F104LDAFB#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LDAFB#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LDAFB#X0?
For technical support, including R5F104LDAFB#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LDAFB#X0 requirements.
6.How does Aetrix verify that R5F104LDAFB#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104LDAFB#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LDAFB#X0 meets industry standards.
7.What is the process for return or replacement of R5F104LDAFB#X0?
All R5F104LDAFB#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LDAFB#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LDAFB#X0 part is unused and in its original packaging.
Return procedure for R5F104LDAFB#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LDAFB#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

