Renesas R5F104LDALA#U0
- Part No.:
- R5F104LDALA#U0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-WFLGA
- Datasheet:
-
R5F104LDALA#U0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 64FLGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LDALA#U0 from Renesas is a 64-pin WFLGA-packaged RL78/G14 16-bit microcontroller with 32 KB flash, 4 KB data flash, and 4 KB RAM, operating from 1.6–5.5 V at -40 to +105°C (industrial G-grade). It delivers 44 DMIPS at 32 MHz, features ultra-low-power HALT/STOP/SNOOZE modes (0.60 μA RTC+LVD), and integrates UART, I²C, SPI, 10-bit ADC (16 channels), RTC, and watchdog timer for embedded control in space-constrained industrial sensors.
For engineers reviewing the R5F104LDALA#U0 datasheet, R5F104LDALA#U0 pinout, R5F104LDALA#U0 application, or R5F104LDALA#U0 equivalent, key selection criteria include its 5×5 mm WFLGA-64 package, G-grade temperature rating, integrated data flash with 1M rewrite cycles, real-time clock with calendar/alarm, and hardware event linking via ELC for deterministic peripheral coordination.
Technical Context
The R5F104LDALA#U0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem comprises 32 KB code flash (1 KB blocks), 4 KB data flash with background operation (BGO), and 4 KB SRAM.
Peripheral integration centers on low-power operation: the Event Link Controller (ELC) enables direct hardware-triggered peripheral activation without CPU intervention, while the Data Transfer Controller (DTC) supports block/repeat transfers activated by 19–26 event sources. The high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) eliminates external crystal dependency in cost-sensitive designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 32 KB code flash (1 KB erase blocks) + 4 KB data flash with BGO |
| RAM | 4 KB on-chip SRAM |
| Operating Voltage | 1.6–5.5 V - supports direct battery operation (e.g., 2xAA, LiSOCl₂) |
| Temperature Range | -40 to +105°C (G-grade industrial) |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD active) |
| Analog Peripherals | 10-bit ADC (16 channels, internal 1.45 V ref), no D/A or comparator |
| Package | WFLGA-64, 5 × 5 mm, 0.5 mm pitch, bottom-exposed pad |
Pinout & Package
64-pin WFLGA (Wafer-Level Chip-Scale Package), 5 × 5 mm body, 0.5 mm pitch, bottom-exposed thermal pad. Pin functions follow RL78/G14 standard mapping for 64-pin FLGA variants as defined in R01DS0053EJ0370 Rev. 3.70.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / Analog input (ANI17/ANI16) | Support TTL/CMOS logic levels; configurable pull-up; analog inputs referenced to AVREFP/AVREFM |
| P10–P17 | Multi-function serial I/O (SCK11/SDA11/SO20/etc.) | Shared pins for CSI, UART, I²C, and TRDIO - configured via PIOR registers |
| P20–P27 | Analog input group (ANI0–ANI7) | 8-channel 10-bit ADC inputs; AVREFP/AVREFM provide differential reference |
| P30–P31 | Interrupt/timer I/O (INTP3/TI03/TO03) | Edge-triggered interrupts and capture/compare timers for motor control or pulse measurement |
| P60–P62 | I²C/SSI interface (SCLA0/SDAA0/SSI00) | Dedicated I²C master/slave pins; SSI00 supports synchronous serial communication |
| P120–P124 | Crystal/oscillator interface (X1/X2/XT1/XT2) | Supports external 32.768 kHz crystal (RTC) and up to 20 MHz main crystal |
| RESET, REGC, VDD, VSS | Power/reset management | REGC requires 0.47–1 µF capacitor to VSS; RESET is active-low, Schmitt-triggered |
| P137, P147 | External interrupt inputs (INTP0, ANI18) | INTP0 supports wake-up from STOP mode; ANI18 is auxiliary ADC input with VCOUT1 function |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw with RTC and LVD active - enables multi-year battery life in remote sensors |
| Data flash BGO | Execute code from flash while rewriting data flash - enables seamless firmware updates without halting operation |
| Event Link Controller (ELC) | Hardware routing of 19–26 peripheral events - eliminates CPU polling and reduces latency for time-critical responses |
| On-chip high-accuracy oscillator | ±1.0% accuracy over -20 to +85°C at 1.8–5.5 V - removes need for external crystal in non-RTC applications |
| Real-time clock with calendar | 99-year calendar, alarm, and clock correction - supports timestamping and scheduled wake-up in energy-harvesting systems |
| Security functions | Flash block erase/write prohibition and boot swapping - prevents unauthorized firmware modification |
Applications
| Industrial Temperature Sensor Node | Smart Utility Meter Interface |
|---|---|
Use Scenario: Battery-powered wireless sensor node monitoring ambient temperature and humidity in factory environments. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, RTC-based sampling scheduling, and low-power wireless transmission duty cycling. Use Value: 0.60 μA STOP mode extends 2xAA battery life beyond 5 years; integrated 10-bit ADC and RTC eliminate external components. | Use Scenario: Sub-metering module interfacing with flow/pressure sensors and RS-485 communication in water/gas meters. IC Role / Device Role / Timing Role: System-on-chip managing sensor signal conditioning, pulse counting, secure data logging, and time-stamped event reporting. Use Value: 4 KB data flash with 1M rewrite cycles stores 10+ years of consumption logs; ELC synchronizes pulse capture with RTC timestamps. |
| Programmable Logic Controller (PLC) I/O Module | Industrial Motor Drive Monitor |
Use Scenario: DIN-rail mounted I/O expansion module with digital input/output and analog voltage/current monitoring. IC Role / Device Role / Timing Role: Real-time I/O coordinator using DTC for high-speed GPIO state transfers and ELC for deterministic interrupt response. Use Value: HALT mode (66 μA/MHz) enables efficient processing during idle periods; 16-channel ADC supports multi-sensor analog front-end. | Use Scenario: Compact drive monitor measuring motor winding temperature, supply voltage, and fault flags in HVAC compressors. IC Role / Device Role / Timing Role: Safety-critical supervisor performing periodic self-checks, thermal monitoring via ADC, and fault-triggered shutdown sequences. Use Value: LVD with 14-level selection detects brown-out conditions before MCU malfunction; watchdog timer ensures recovery from lockup. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGALA#U0 | Same WFLGA-64 package, 128 KB flash, 8 KB RAM, 8 KB data flash | Higher memory capacity supports larger protocol stacks (e.g., Modbus TCP, BLE mesh) | Select when firmware size exceeds 32 KB or additional RAM is required for real-time buffering |
| R5F104LEALA#U0 | Same WFLGA-64 package, 48 KB flash, 5.5 KB RAM, 4 KB data flash | Intermediate memory configuration balances cost and feature set for mid-tier industrial HMI | Choose for applications needing more code space than R5F104LDALA#U0 but less than R5F104LGALA#U0 |
Compared with R5F104LDALA#U0, R5F104LGALA#U0 provides 4× more flash and double RAM for complex connectivity stacks, while R5F104LEALA#U0 offers 50% more flash and 38% more RAM at minimal cost increase - both retain identical pinout, peripherals, and G-grade temperature rating.
Availability
R5F104LDALA#U0 is available at Aetrix Electronics and suitable for industrial temperature sensing, utility metering, PLC I/O modules, and motor drive monitoring requiring stable component supply across extended product lifecycles.
Supply support for R5F104LDALA#U0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power industrial control applications where long battery life, robust operation at 105°C, and integrated analog/peripheral functionality reduce system BOM and PCB area.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104LDALA#U0?
The R5F104LDALA#U0 operates up to 32 MHz with a peak performance of 44 DMIPS. Its RL78 CPU core achieves this using a 3-stage pipeline and supports instruction execution times ranging from 0.03125 µs (at 32 MHz with high-speed oscillator) to 30.5 µs (at 32.768 kHz for ultra-low-power RTC operation). This dual-speed capability allows dynamic trade-offs between throughput and power consumption.
Does the R5F104LDALA#U0 include a built-in data flash memory, and what are its endurance specifications?
Yes, the R5F104LDALA#U0 includes 4 KB of on-chip data flash memory rated for 1,000,000 write/erase cycles (typical) across the full 1.8–5.5 V supply range. It supports background operation (BGO), enabling concurrent program execution and data flash rewriting - essential for reliable firmware updates and secure data logging in industrial applications.
What package type and thermal characteristics does the R5F104LDALA#U0 use?
The R5F104LDALA#U0 uses a 64-pin WFLGA (Wafer-Level Chip-Scale Package) measuring 5 × 5 mm with 0.5 mm pitch and an exposed thermal pad on the bottom. This package supports industrial temperature operation from -40 to +105°C (G-grade) and requires connection of the REGC pin to VSS via a 0.47–1 µF capacitor for stable internal regulator operation.
How does the Event Link Controller (ELC) enhance real-time responsiveness in the R5F104LDALA#U0?
The ELC in the R5F104LDALA#U0 enables hardware-level linking of 19–26 peripheral events (e.g., timer overflow, ADC conversion complete, UART receive) directly to target functions (e.g., trigger DMA transfer, start ADC scan, toggle GPIO) without CPU involvement. This reduces interrupt latency to sub-microsecond levels and frees the CPU for higher-layer tasks - critical for deterministic control in PLCs and motor drives.
Can the R5F104LDALA#U0 operate without an external crystal, and what are the timing accuracy implications?
Yes, the R5F104LDALA#U0 can operate entirely from its on-chip high-speed oscillator, selectable from 1–64 MHz with ±1.0% accuracy over -20 to +85°C at 1.8–5.5 V. For RTC functionality, however, an external 32.768 kHz crystal (X1/X2) is required to maintain calendar accuracy. The internal oscillator eliminates BOM cost and board space for non-RTC applications like sensor polling or simple I/O control.
R5F104LDALA#U0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-WFLGA
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LDALA#U0 FAQ
1.How can I place an order for R5F104LDALA#U0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LDALA#U0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LDALA#U0 reliable?
The price and inventory of R5F104LDALA#U0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LDALA#U0 is usually 5 days.
3.What payment methods are accepted for R5F104LDALA#U0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LDALA#U0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LDALA#U0?
R5F104LDALA#U0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LDALA#U0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LDALA#U0?
For technical support, including R5F104LDALA#U0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LDALA#U0 requirements.
6.How does Aetrix verify that R5F104LDALA#U0 is sourced from the original manufacturer or authorized distributors?
All R5F104LDALA#U0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LDALA#U0 meets industry standards.
7.What is the process for return or replacement of R5F104LDALA#U0?
All R5F104LDALA#U0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LDALA#U0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LDALA#U0 part is unused and in its original packaging.
Return procedure for R5F104LDALA#U0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LDALA#U0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
