Renesas R5F104LDGFB#V0
- Part No.:
- R5F104LDGFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LDGFB#V0.pdf
- Description:
- IC MCU 16BIT 48KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,659
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LDGFB#V0 from Renesas is a 64-pin LFQFP (10 × 10 mm, 0.5 mm pitch), industrial-grade RL78/G14 16-bit microcontroller with 512 KB flash, 48 KB RAM, and 8 KB data flash. It operates from 1.6–5.5 V, delivers 44 DMIPS at 32 MHz, and supports ultra-low-power modes (66 μA/MHz active, 0.60 μA RTC+LVD). It targets battery-powered industrial control and sensor interface applications requiring high integration and long-term reliability.
For engineers reviewing the R5F104LDGFB#V0 datasheet, R5F104LDGFB#V0 pinout, R5F104LDGFB#V0 application, or R5F104LDGFB#V0 equivalent, key selection criteria include its 64-pin LFQFP-0.5mm package, -40°C to +105°C industrial temperature grade (G), integrated RTC with calendar/alarm, dual 10-bit ADC (20-channel), and hardware event-linking capability via ELC for deterministic peripheral coordination.
Technical Context
The R5F104LDGFB#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). Its power management includes HALT, STOP, and SNOOZE modes, plus on-chip LVD with 14 selectable voltage thresholds and POR circuitry.
Peripheral integration includes Timer Array Unit (TAU) with up to 8 channels, 12-bit interval timer, real-time clock with calendar function, 3× UART/LIN, 4–10× I²C, 3–8× CSI, 16-bit DTC, and Event Link Controller (ELC) enabling direct hardware-triggered peripheral activation without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space |
| Max Operating Frequency | 32 MHz (44 DMIPS), with high-accuracy on-chip oscillator ±1.0% over -20 to +85°C |
| Memory Configuration | 512 KB code flash (1 KB blocks), 48 KB RAM, 8 KB data flash with 1M rewrite cycles |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in RTC+LVD-only mode |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V reference, temp sensor), 8-bit DAC (2 channels, 0–VDD output) |
| Digital Interfaces | 3× UART/LIN, 4–10× I²C, 3–8× CSI, 16-bit DTC, ELC supporting 19–26 event sources |
| Operating Temperature | -40°C to +105°C (industrial G-grade), 1.6–5.5 V supply range |
Pinout & Package
Package: 64-pin LFQFP (10 × 10 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade (G) marking.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to low-speed crystal (32.768 kHz) for RTC and sub-system clock |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal; also accepts external clock up to 20 MHz for system timing flexibility |
| P137 / INTP0 | External interrupt input | Dedicated wake-up/interrupt source with configurable priority and edge sensitivity |
| P60 / SCLA0 | I²C bus clock | Primary I²C channel clock line with open-drain drive and internal pull-up option |
| P61 / SDAA0 | I²C bus data | Primary I²C channel data line supporting multi-master arbitration and clock stretching |
| P20 / ANI0 / AVREFP | Analog input / ADC reference positive | Configurable as analog input or ADC reference voltage source (AVREFP) |
| P21 / ANI1 / AVREFM | Analog input / ADC reference negative | Configurable as analog input or ADC reference ground (AVREFM) for differential measurements |
| REGC | Regulator bypass capacitor | Requires 0.47–1 μF capacitor to VSS for internal voltage regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming with boot swap | Enables field firmware updates with zero downtime using dual-bank flash structure |
| Background operation (BGO) | Allows full CPU execution from flash while rewriting data flash-no code stall during logging or calibration |
| Event Link Controller (ELC) | Eliminates CPU polling/interrupt latency by triggering peripherals (e.g., ADC→DMA→UART) via hardware events |
| Real-time clock with calendar | 99-year calendar, alarm, and auto-correction support enables precise time-stamped data acquisition without host MCU overhead |
| Low-voltage detection (LVD) | 14-level programmable threshold with interrupt/reset options ensures safe brown-out response across varying supply conditions |
Applications
| Industrial Sensor Node | Smart Meter Interface |
|---|---|
Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and gas readings every 15 minutes. IC Role / Device Role / Timing Role: Central controller managing ADC sampling, RTC-triggered wake-up, data encryption, and LoRaWAN transmission. Use Value: 0.60 μA RTC+LVD mode extends 2xAA battery life beyond 10 years; BGO allows background flash logging during active sensing. | Use Scenario: Electricity meter communicating via RS-485 with utility head-end systems and local display. IC Role / Device Role / Timing Role: Metering SoC handling pulse counting, tariff switching, secure data storage, and dual UART communication (RS-485 + LCD). Use Value: Integrated LIN-capable UART simplifies RS-485 transceiver interface; 512 KB flash accommodates DLMS/COSEM stack and firmware updates. |
| Programmable Logic Controller (PLC) I/O Module | Factory Automation Gateway |
Use Scenario: DIN-rail mounted I/O expansion module with 8 digital inputs, 4 relay outputs, and Modbus RTU connectivity. IC Role / Device Role / Timing Role: Real-time I/O coordinator using ELC to synchronize input capture, timer-based output sequencing, and UART packet framing. Use Value: Hardware event linking reduces jitter below 1 μs; 44 DMIPS handles Modbus CRC, diagnostics, and watchdog supervision concurrently. | Use Scenario: Edge gateway aggregating data from 16 BLE sensors and forwarding via Ethernet to cloud platform. IC Role / Device Role / Timing Role: Protocol bridge with UART-to-Ethernet translation, TLS offload support, and secure key storage in flash shield window. Use Value: Flash shield window prevents unauthorized readout of cryptographic keys; 48 KB RAM buffers multiple concurrent BLE connections and TCP sessions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGFB#V0 | Same 64-pin LFQFP-0.5mm package, but 384 KB flash / 32 KB RAM / 8 KB data flash | Suitable for cost-optimized industrial designs where firmware size < 384 KB and RAM < 32 KB | Select when full 512 KB flash is unnecessary and BOM cost reduction is prioritized without changing PCB layout |
| R5F104LLFB#V0 | Identical 512 KB flash / 48 KB RAM / 8 KB data flash, same package, but rated for -40°C to +85°C (D-grade) | Applicable in commercial/industrial environments where extended temperature is not required | Choose for non-extended-temp applications to leverage identical firmware and layout compatibility with lower qualification cost |
Compared with R5F104LGFB#V0 and R5F104LLFB#V0, the R5F104LDGFB#V0 uniquely combines maximum memory (512 KB/48 KB), full industrial temperature range (-40°C to +105°C), and hardware features like ELC and BGO-making it optimal for next-generation, long-lifecycle industrial edge devices where future firmware growth and thermal robustness are mandatory.
Availability
R5F104LDGFB#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart meter interfaces, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and guaranteed traceability.
Supply support for R5F104LDGFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive, battery-operated industrial and consumer equipment requiring high integration, security, and long-term reliability.
FAQ
What is the maximum operating frequency and associated performance of the R5F104LDGFB#V0?
The R5F104LDGFB#V0 operates at up to 32 MHz with an RL78 CPU core delivering 44 DMIPS. Its high-accuracy on-chip oscillator maintains ±1.0% tolerance across 1.8–5.5 V and -20°C to +85°C, eliminating need for external crystals in many timing-critical applications. The core supports variable instruction timing-from 0.03125 μs at full speed to 30.5 μs in ultra-low-power 32.768 kHz mode-enabling dynamic power/performance scaling in the R5F104LDGFB#V0.
Does the R5F104LDGFB#V0 support in-system programming and secure firmware updates?
Yes, the R5F104LDGFB#V0 supports full in-system programming via on-chip debug interface and includes boot swap functionality for seamless firmware updates. Its flash shield window allows selective protection of critical code sections, while block erase prohibition prevents unauthorized modification of secured regions. The R5F104LDGFB#V0 also enables background operation (BGO), permitting program execution from flash memory during data flash rewrites-essential for reliable over-the-air updates and runtime parameter logging.
What analog peripherals are integrated into the R5F104LDGFB#V0 and how are they configured?
The R5F104LDGFB#V0 integrates a 10-bit successive-approximation ADC with up to 20 input channels, internal 1.45 V reference, and on-die temperature sensor. It also includes an 8-bit DAC with up to two output channels (0–VDD range) and real-time output capability. Analog pins P20 (AVREFP) and P21 (AVREFM) serve dual roles-as ADC reference terminals or general-purpose analog inputs-configurable via register settings. These resources are fully accessible in the R5F104LDGFB#V0's 64-pin LFQFP package without multiplexing conflicts.
How does the Event Link Controller (ELC) enhance real-time performance in the R5F104LDGFB#V0?
The Event Link Controller (ELC) in the R5F104LDGFB#V0 enables direct hardware-to-peripheral triggering-bypassing CPU intervention-for deterministic latency under 100 ns. For example, an RTC alarm event can directly start ADC conversion, which then triggers DMA transfer and UART transmission-all without software overhead. This capability is confirmed in the RL78/G14 datasheet for the R5F104LDGFB#V0 and supports up to 26 configurable event sources, making it ideal for time-critical industrial control loops and synchronized sensor acquisition in the R5F104LDGFB#V0.
What packaging and temperature specifications apply to the R5F104LDGFB#V0?
The R5F104LDGFB#V0 uses a 64-pin LFQFP package (10 × 10 mm, 0.5 mm pitch) with lead-free, RoHS-compliant finish. It is qualified for industrial operation from -40°C to +105°C (G-grade), verified per JEDEC JESD22-A108. The #V0 suffix denotes tray packaging per Renesas specification. This thermal rating, combined with its 1.6–5.5 V wide supply range and on-chip LVD, ensures reliable deployment in harsh factory-floor and outdoor infrastructure environments for the R5F104LDGFB#V0.
R5F104LDGFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 48KB (48K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LDGFB#V0 FAQ
1.How can I place an order for R5F104LDGFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LDGFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LDGFB#V0 reliable?
The price and inventory of R5F104LDGFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LDGFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LDGFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LDGFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LDGFB#V0?
R5F104LDGFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LDGFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LDGFB#V0?
For technical support, including R5F104LDGFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LDGFB#V0 requirements.
6.How does Aetrix verify that R5F104LDGFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LDGFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LDGFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LDGFB#V0?
All R5F104LDGFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LDGFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LDGFB#V0 part is unused and in its original packaging.
Return procedure for R5F104LDGFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LDGFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

