Renesas R5F104LEAFP#X0
- Part No.:
- R5F104LEAFP#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LEAFP#X0.pdf
- Description:
- IC MCU 16BIT 64KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,460
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LEAFP#X0 from Renesas Electronics is a 64-pin LQFP-0.65 mm pitch, 48 KB flash, 5.5 KB RAM RL78/G14 16-bit microcontroller operating from 1.6 V to 5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in battery-powered industrial sensor nodes and smart metering interfaces.
For engineers reviewing the R5F104LEAFP#X0 datasheet, R5F104LEAFP#X0 pinout, R5F104LEAFP#X0 application, or R5F104LEAFP#X0 equivalent, key selection considerations include its 64-pin LQFP-0.65 mm package, 48 KB code flash + 4 KB data flash, integrated 10-bit 20-channel ADC, dual UART/LIN support, and real-time clock with calendar function for time-stamped telemetry.
Technical Context
The R5F104LEAFP#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz high-speed mode) to 30.5 μs (32.768 kHz ultra-low-speed mode), and includes multiply/divide/accumulate instructions with 1 MB address space.
It integrates a configurable Data Transfer Controller (DTC) with chain transfer capability, Event Link Controller (ELC) for hardware-triggered peripheral linking (19–26 event sources), and background operation (BGO) for concurrent data flash rewriting while executing program code.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 1 MB address space |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS for deterministic real-time control |
| Flash Memory | 48 KB code flash + 4 KB data flash - supports self-programming with boot swap and flash shield window |
| RAM | 5.5 KB on-chip RAM - sufficient for RTOS stacks and protocol buffers in edge-node applications |
| ADC | 10-bit resolution, 20-channel SAR ADC - includes internal 1.45 V reference and temperature sensor for calibration-free sensing |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA), SNOOZE - enables multi-year battery life in periodic wake-up systems |
| Serial Interfaces | 3 UART/LIN channels, 4–10 I²C channels, 3–8 CSI (SPI-compatible) channels - supports mixed-protocol sensor aggregation |
Pinout & Package
Package: 64-pin LQFP, 0.65 mm pitch, 14 × 14 mm body size (Renesas code PLQP0064GA-A), RoHS-compliant, industrial-grade (-40°C to +85°C).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| P00 | ANI17/TI00/TxD1/TRGCLKA | Primary UART1 TX, timer input, or analog input - selectable via PIOR register for flexible peripheral routing |
| P16 | TI01/TO01/INTP5/TRDIOC0/IVREF0 | Timer channel A input/output with interrupt capability and internal voltage reference output - supports PWM generation and precision analog sensing |
| P60 | SCLA0 | I²C bus clock line - dedicated hardware interface for low-overhead sensor communication |
| P61 | SDAA0 | I²C bus data line - supports standard/fast-mode (100/400 kHz) with built-in slew-rate control |
| P121/P122 | X1/X2 | Crystal oscillator inputs - supports 32.768 kHz RTC crystal or up to 20 MHz main system crystal |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up - compatible with external supervisory circuits or manual reset buttons |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT mode | 66 μA/MHz enables energy-proportional processing in duty-cycled IoT endpoints |
| Data flash BGO | Background rewriting allows firmware updates without halting real-time tasks or losing sensor data |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining eliminates CPU polling overhead for time-critical signal chains |
| On-chip RTC with calendar | 99-year calendar, alarm, and clock correction supports timestamped logging without external RTC IC |
| Dual UART with LIN support | Two independent UART modules each supporting LIN 2.2 protocol - simplifies automotive-grade diagnostics and actuator control |
Applications
| Smart Utility Metering | Industrial Sensor Hub |
|---|---|
Use Scenario: Residential electricity/water meters requiring long-life battery operation and secure firmware updates. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, secure data flash storage, and time-synchronized RF transmission. Use Value: 0.60 μA STOP mode extends 10-year battery life; 4 KB data flash with 1M rewrite cycles stores lifetime calibration and usage logs. |
Use Scenario: Multi-sensor node aggregating temperature, humidity, and vibration data for predictive maintenance. IC Role / Device Role / Timing Role: Central aggregator running Modbus RTU over UART and I²C-based sensor reads with RTC-timestamped buffering. Use Value: 20-channel 10-bit ADC with internal reference eliminates external precision references; ELC links ADC triggers to DMA transfers for zero-CPU latency. |
| Home Appliance Control | Building Automation Panel |
Use Scenario: Washing machine main control board requiring motor timing, user interface, and safety monitoring. IC Role / Device Role / Timing Role: Real-time motor control via TO0x/TAU timers, key interrupt handling, and LVD-based brown-out protection. Use Value: 12-bit interval timer and watchdog with dedicated low-speed oscillator ensure fail-safe timeout recovery; N-ch open-drain I/O drives LED indicators directly. |
Use Scenario: HVAC control panel with display, button inputs, and RS-485 communication to central BMS. IC Role / Device Role / Timing Role: Interface controller managing UART-to-RS485 transceivers, buzzer output, and RTC-based scheduling. Use Value: Integrated PCLBUZ0/1 timers drive piezo buzzers without external drivers; 3 UART channels support simultaneous debug, BMS, and local UI traffic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LEAFB#X0 | Same core, flash, RAM, and peripherals; differs only in package - LFQFP-0.5 mm (7×7 mm) vs. LQFP-0.65 mm (14×14 mm) | Requires PCB redesign due to smaller footprint and finer pitch; suited for space-constrained designs | Select when board area is critical and re-layout is acceptable |
| R5F104LGAFP#X0 | Upgraded to 128 KB flash and 12 KB RAM; identical pinout, package, and peripheral set | Enables larger firmware (e.g., embedded web server, OTA stack) without changing layout or firmware porting effort | Select when future firmware expansion or enhanced data logging is anticipated |
Compared with R5F104LEAFP#X0, the R5F104LEAFB#X0 offers identical functionality in a denser package but demands tighter layout tolerances, while the R5F104LGAFP#X0 provides immediate headroom for feature-rich firmware without any hardware change - making it ideal for scalable product families.
Availability
R5F104LEAFP#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart utility metering, and home appliance control requiring stable component supply across multi-year production cycles.
Supply support for R5F104LEAFP#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power management solutions for industrial, automotive, and IoT markets.
The RL78/G14 family targets cost-sensitive, ultra-low-power general-purpose applications - designed to replace legacy 8/16-bit MCUs with enhanced integration, security, and energy efficiency for battery-operated and mains-powered edge devices.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104LEAFP#X0?
The R5F104LEAFP#X0 operates at up to 32 MHz, achieving 44 DMIPS (Dhrystone MIPS) performance. Its RL78 CPU core uses a 3-stage pipeline and supports variable instruction timing - from 0.03125 μs at full speed to 30.5 μs in ultra-low-power 32.768 kHz mode - enabling precise trade-offs between throughput and energy use in the R5F104LEAFP#X0.
Does the R5F104LEAFP#X0 support in-system programming and secure firmware updates?
Yes, the R5F104LEAFP#X0 supports full in-system programming via its on-chip debug interface and includes robust security features: block-level flash erase/write prohibition, flash shield window for protected code regions, and boot swap functionality for atomic firmware updates - all implemented in hardware without external components in the R5F104LEAFP#X0.
How many analog input channels does the R5F104LEAFP#X0 ADC support, and what reference options are available?
The R5F104LEAFP#X0 integrates a 10-bit successive approximation register (SAR) ADC with up to 20 analog input channels. It supports both external voltage references and an internal 1.45 V reference, plus an on-chip temperature sensor - allowing accurate, calibration-free measurements across varying supply voltages in the R5F104LEAFP#X0.
Can the R5F104LEAFP#X0 operate reliably in extended temperature environments?
The R5F104LEAFP#X0 is rated for industrial temperature range: –40°C to +85°C ('D' grade). It includes on-chip voltage detector (LVD) with 14 programmable threshold levels and power-on-reset (POR) circuitry - ensuring robust startup and brown-out recovery across thermal extremes in the R5F104LEAFP#X0.
What serial communication interfaces are integrated into the R5F104LEAFP#X0?
The R5F104LEAFP#X0 integrates three UART modules (with LIN 2.2 support), four to ten I²C channels, and three to eight CSI (SPI-compatible) interfaces. All are hardware-accelerated and configurable via the Event Link Controller (ELC) for autonomous peripheral triggering - reducing CPU load during sensor or display communication in the R5F104LEAFP#X0.
R5F104LEAFP#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 64KB (64K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 4K x 8
- RAM Size:
- 5.5K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LEAFP#X0 FAQ
1.How can I place an order for R5F104LEAFP#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LEAFP#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LEAFP#X0 reliable?
The price and inventory of R5F104LEAFP#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LEAFP#X0 is usually 5 days.
3.What payment methods are accepted for R5F104LEAFP#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LEAFP#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LEAFP#X0?
R5F104LEAFP#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LEAFP#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LEAFP#X0?
For technical support, including R5F104LEAFP#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LEAFP#X0 requirements.
6.How does Aetrix verify that R5F104LEAFP#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104LEAFP#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LEAFP#X0 meets industry standards.
7.What is the process for return or replacement of R5F104LEAFP#X0?
All R5F104LEAFP#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LEAFP#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LEAFP#X0 part is unused and in its original packaging.
Return procedure for R5F104LEAFP#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LEAFP#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

