Renesas R5F104LFGFP#10
- Part No.:
- R5F104LFGFP#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LFGFP#10.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LFGFP#10 from Renesas is a 64-pin LFQFP, 512 KB flash, 8 KB data flash, 20 KB RAM RL78/G14 16-bit microcontroller operating from 1.6 V to 5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in industrial motor control and sensor interface modules.
For engineers reviewing the R5F104LFGFP#10 datasheet, R5F104LFGFP#10 pinout, R5F104LFGFP#10 application, or R5F104LFGFP#10 equivalent, key selection criteria include its 64-pin LFQFP-0.5 mm pitch package, integrated RTC + LVD + 10-bit ADC (20 ch), dual UART/LIN support, and industrial-grade −40°C to +105°C operation.
Technical Context
The R5F104LFGFP#10 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) supporting normal/repeat/block transfer modes triggered by 19–26 event sources via the Event Link Controller (ELC).
It features a high-accuracy ±1.0% on-chip oscillator (selectable 1–64 MHz), 10-bit A/D converter with internal 1.45 V reference and temperature sensor, and real-time D/A output capability across up to two 8-bit channels - all optimized for deterministic low-power embedded control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Clock Speed | 32 MHz (44 DMIPS); supports ultra-low-speed 32.768 kHz subsystem clock for RTC/LVD operation |
| Memory | 512 KB code flash (1 KB blocks), 8 KB data flash (1M rewrite cycles), 20 KB RAM |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit A/D converter (20 channels, internal 1.45 V ref, temp sensor); dual 8-bit D/A outputs (0–VDD) |
| Digital Interfaces | UART/LIN ×2, CSI (SPI-compatible) ×3, I²C ×4, 16-bit timers ×12, RTC with calendar/alarm |
| Operating Range | −40°C to +105°C (G-grade industrial), 1.6 V to 5.5 V supply voltage |
Pinout & Package
Package: 64-pin LFQFP, 10 × 10 mm body, 0.5 mm pitch, exposed pad not present (non-HWQFN variant).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to 32.768 kHz crystal for RTC; requires external load capacitors |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives 32.768 kHz crystal; also accepts external clock signal up to 1 MHz |
| RESET | Active-low reset input | Asynchronous reset pin; internal pull-up; compatible with open-drain reset ICs |
| REGC | Regulator bypass capacitor terminal | Must be connected to VSS via 0.47–1 µF capacitor for stable internal voltage regulator operation |
| P14 / RxD2 / SI20 / SDA20 / TRDIOD0 / (SCLA0) | Multi-function serial I/O | Configurable as UART receive, SPI slave-in, I²C data, or secondary I²C clock - selected via PIOR registers |
| P60 / SCLA0 | I²C clock output | Dedicated I²C bus clock line for primary I²C interface (channel 0) |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Enables peripheral-triggered wake-up (e.g., UART RX, timer match) without CPU wake-up, reducing system-level power |
| Background Operation (BGO) | Allows full program execution from flash while rewriting data flash memory - critical for firmware updates in field-deployed devices |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events eliminates CPU overhead for time-critical signal chaining (e.g., ADC trigger → DTC transfer → interrupt) |
| On-chip debug with boot swapping | Supports safe in-system programming via dedicated debug interface and dual-bank flash layout to prevent corruption during update |
| Real-time D/A output | 8-bit DAC outputs update synchronously with timer events - enables precise analog waveform generation without CPU intervention |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop BLDC motor drive with current sensing, PWM generation, and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing 12× 16-bit PWM outputs, sampling 10-bit ADC at 100 kSPS, and updating DAC for analog feedback conditioning. Use Value: Integrated ELC links ADC end-of-conversion to DTC → RAM buffer → PWM reload, enabling jitter-free commutation timing at ≤1 µs latency. | Use Scenario: Battery-powered environmental sensor hub aggregating temperature, humidity, and CO₂ via I²C and analog interfaces. IC Role / Device Role / Timing Role: Low-power coordinator entering STOP mode between 10-second measurement cycles, waking via RTC alarm or external interrupt. Use Value: 0.60 μA STOP current with RTC + LVD active extends 2× AA battery life beyond 5 years; on-chip temp sensor eliminates external component. |
| Home Appliance UI Panel | Industrial PLC I/O Module |
Use Scenario: Touch-enabled display controller with buzzer feedback, LED dimming, and button scan in washing machine control panel. IC Role / Device Role / Timing Role: Dedicated UI processor handling capacitive touch sensing, driving 8-bit DAC for audio tone generation, and managing 16 GPIOs with key-interrupt capability. Use Value: On-chip PCLBUZ peripherals eliminate external tone generator IC; multi-voltage I/O (1.8/2.5/3.3 V tolerant) simplifies interface to mixed-voltage display drivers. | Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs, relay drivers, and Modbus RTU communication. IC Role / Device Role / Timing Role: Protocol handler and I/O scheduler - parsing Modbus frames via UART/LIN, timestamping inputs via 12-bit interval timer, and controlling opto-isolated outputs. Use Value: Dual UART with LIN support enables native automotive diagnostics integration; 12-bit interval timer provides 83 ns resolution for precise input edge timestamping. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGFP#10 | Same 64-pin LFQFP package, identical peripherals, but 384 KB flash / 24 KB RAM instead of 512 KB / 20 KB | Lower code density margin; suitable where firmware size < 350 KB and RAM usage < 20 KB | Select when BOM cost reduction is prioritized over future firmware scalability |
| R5F104LJFP#10 | Same 64-pin LFQFP package, 256 KB flash / 20 KB RAM, no D/A converter | Lacks dual 8-bit DAC outputs; retains full ADC, UART/LIN, RTC, and ELC functionality | Choose when analog output generation is unnecessary and lower flash cost is required |
Compared with R5F104LGFP#10 and R5F104LJFP#10, the R5F104LFGFP#10 provides maximum flash headroom for complex control algorithms and retains real-time DAC capability - making it optimal for applications requiring both firmware extensibility and analog actuation within a single chip.
Availability
R5F104LFGFP#10 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance UI panels, and PLC I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F104LFGFP#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs targeting cost-sensitive industrial and consumer applications requiring robust peripheral integration, long battery life, and seamless toolchain support.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104LFGFP#10?
The R5F104LFGFP#10 operates at up to 32 MHz, achieving 44 DMIPS (Dhrystone MIPS) performance. Its RL78 CPU core supports configurable instruction timing - minimum execution time is 0.03125 µs at 32 MHz using the high-speed on-chip oscillator, and extends to 30.5 µs at 32.768 kHz for ultra-low-power RTC operation. This dual-speed capability enables both high-throughput control loops and energy-efficient background monitoring in the same device.
Does the R5F104LFGFP#10 support in-system programming and secure firmware updates?
Yes, the R5F104LFGFP#10 supports secure in-system programming via its on-chip debug interface and flash shield window function. It implements boot swapping with dual-bank flash layout, allowing validated firmware images to be written to inactive bank while running from the active bank - ensuring zero-downtime updates. Block erase prohibition and flash write protection registers prevent unauthorized modification of protected code regions.
What are the analog capabilities of the R5F104LFGFP#10, and how are they applied in sensor systems?
The R5F104LFGFP#10 integrates a 10-bit A/D converter with 20 input channels, internal 1.45 V reference voltage, and an on-chip temperature sensor - enabling direct ambient temperature measurement without external components. It also includes two 8-bit D/A converters with real-time output capability. In sensor systems, this allows simultaneous acquisition of multiple analog signals (e.g., pressure, humidity, current) and closed-loop analog conditioning (e.g., DAC-driven offset correction for precision ADC front-ends).
How does the Event Link Controller (ELC) enhance deterministic timing in the R5F104LFGFP#10?
The ELC in the R5F104LFGFP#10 enables hardware-level linking of up to 26 peripheral events - such as ADC conversion completion, timer match, or UART receive - directly to target functions like DTC transfers or interrupt generation. This eliminates CPU polling and ISR latency, achieving sub-microsecond response times. For example, an ADC end-of-conversion event can trigger immediate DMA transfer to RAM and auto-reload of PWM registers - all without CPU involvement - ensuring jitter-free motor commutation or sensor sampling.
What industrial temperature and voltage specifications apply to the R5F104LFGFP#10?
The R5F104LFGFP#10 is rated for industrial operation from −40°C to +105°C (G-grade) and supports a wide 1.6 V to 5.5 V supply range. Its on-chip voltage detector (LVD) offers 14 programmable threshold levels for brown-out detection and reset generation, and the internal regulator maintains stable core voltage across this full range. These specifications make the R5F104LFGFP#10 suitable for harsh environments including factory automation, HVAC controls, and outdoor metering equipment.
R5F104LFGFP#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 52
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LFGFP#10 FAQ
1.How can I place an order for R5F104LFGFP#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LFGFP#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LFGFP#10 reliable?
The price and inventory of R5F104LFGFP#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LFGFP#10 is usually 5 days.
3.What payment methods are accepted for R5F104LFGFP#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LFGFP#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LFGFP#10?
R5F104LFGFP#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LFGFP#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LFGFP#10?
For technical support, including R5F104LFGFP#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LFGFP#10 requirements.
6.How does Aetrix verify that R5F104LFGFP#10 is sourced from the original manufacturer or authorized distributors?
All R5F104LFGFP#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LFGFP#10 meets industry standards.
7.What is the process for return or replacement of R5F104LFGFP#10?
All R5F104LFGFP#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LFGFP#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LFGFP#10 part is unused and in its original packaging.
Return procedure for R5F104LFGFP#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LFGFP#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

