Renesas R5F104LGAFB#V0
- Part No.:
- R5F104LGAFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LGAFB#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LGAFB#V0 from Renesas is a 64-pin LFQFP (10 × 10 mm, 0.5 mm pitch), industrial-grade RL78/G14 16-bit MCU with 512 KB flash, 48 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +105°C. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA in RTC+LVD mode), and integrates UART, I²C, SPI, 16-bit timers, 10-bit ADC (20 channels), and real-time clock - deployed in motor control, sensor hubs, and industrial HMI.
For engineers reviewing the R5F104LGAFB#V0 datasheet, R5F104LGAFB#V0 pinout, R5F104LGAFB#V0 application, or R5F104LGAFB#V0 equivalent, key selection criteria include its 64-pin LFQFP-0.5mm package, G-grade temperature rating, integrated DTC/ELC peripherals, and support for background data flash rewriting with 1M-cycle endurance.
Technical Context
The R5F104LGAFB#V0 implements the RL78 CPU core with CISC architecture and 3-stage pipeline, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz). Its on-chip high-speed oscillator offers ±1.0% accuracy across 1–64 MHz selections and full-voltage operation (1.8–5.5 V).
It integrates event-driven system control via Event Link Controller (ELC) supporting up to 26 event sources, and Data Transfer Controller (DTC) with chain transfer capability - enabling deterministic peripheral-to-memory transfers without CPU intervention during low-power operation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide instructions |
| Max Clock Speed | 32 MHz (44 DMIPS); high-speed on-chip oscillator selectable from 1–64 MHz |
| Memory | 512 KB code flash (1 KB blocks), 48 KB RAM, 8 KB data flash (1M rewrite cycles) |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V reference), 8-bit DAC (2 channels), 2 comparators |
| Timers & Clock | 12× 16-bit timers (TAU/TIMER-RJ/RD/RG), 12-bit interval timer, calendar RTC, watchdog timer |
| Serial Interfaces | Up to 10× I²C/simplified I²C, 4× UART/LIN, 8× CSI (SPI-compatible) |
Pinout & Package
Package: 64-pin LFQFP (10 × 10 mm, 0.5 mm pitch), RoHS-compliant, industrial-grade (G: -40 to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to external 32.768 kHz crystal for RTC or main system clock |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives crystal; also accepts external clock source up to 20 MHz |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; supports external debounced pushbutton |
| REGC | Regulator capacitor terminal | Must connect 0.47–1 μF capacitor to VSS for on-chip voltage regulator stability |
| VDD / VSS | Power supply / ground | Single 1.6–5.5 V supply; dual power domains not required |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Permits UART/I²C wake-up while CPU remains halted - reduces average system power in polling-based comms |
| Background data flash rewrite | Enables firmware updates or parameter storage without halting program execution (BGO) |
| Event Link Controller (ELC) | Direct hardware linking of 26 event sources to peripherals - eliminates ISR latency for time-critical triggers |
| Data Transfer Controller (DTC) | Offloads memory transfers from CPU using chain transfer - preserves low-power state during ADC-to-RAM bursts |
| On-chip debug interface | Fully supported via single-wire SWD (no JTAG pins required) - enables field firmware update and real-time trace |
Applications
| Motor Control | Industrial Sensor Hub |
|---|---|
Use Scenario: Brushless DC motor commutation with current sensing and thermal monitoring in HVAC blowers. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation, ADC sampling, and fault protection logic. Use Value: Integrated 10-bit ADC (20 ch), 16-bit timers with complementary PWM outputs, and 0.60 μA STOP mode extend battery life in portable tools. | Use Scenario: Multi-sensor aggregation (temp, humidity, pressure) with local preprocessing and RS-485 reporting in factory floor nodes. IC Role / Device Role / Timing Role: Central sensor fusion node handling I²C sensor reads, CRC validation, and UART-to-RS485 translation. Use Value: 10× I²C interfaces, hardware CRC generator, and LIN-capable UART simplify multi-device topology without external logic. |
| Smart Energy Metering | Human-Machine Interface (HMI) |
Use Scenario: Residential electricity meter with tamper detection, pulse counting, and secure firmware updates. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface, real-time billing calculation, and secure boot verification. Use Value: 8 KB data flash with 1M rewrite cycles stores tariff tables and logs; flash shield window prevents unauthorized reprogramming. | Use Scenario: Touch-enabled panel with LED backlight dimming, button scanning, and buzzer feedback in medical equipment. IC Role / Device Role / Timing Role: UI coordinator driving capacitive touch controller, PWM-dimmed LEDs, and audio alerts via integrated DAC/buzzer logic. Use Value: On-chip PCLBUZ modules, 8-bit DAC, and key interrupt circuitry eliminate discrete timing and driver components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LLAFB#V0 | Same 64-pin LFQFP-0.5mm package, identical 512 KB flash/48 KB RAM, but rated for A-grade (-40 to +85°C) | Suitable for consumer or commercial environments where extended temperature range is unnecessary | Select when industrial ambient temperature tolerance is not required and cost optimization is prioritized |
| R5F104LGAFB#X0 | Identical electrical and functional specification; differs only in packaging - embossed tape instead of tray | Required for automated SMT line feed systems needing tape-and-reel delivery | Choose for high-volume production with pick-and-place machines requiring tape format |
Compared with R5F104LLAFB#V0 and R5F104LGAFB#X0, the R5F104LGAFB#V0 uniquely combines G-grade temperature qualification with tray packaging - making it optimal for industrial OEMs requiring guaranteed performance at +105°C and manual/semi-auto prototyping workflows.
Availability
R5F104LGAFB#V0 is available at Aetrix Electronics and suitable for industrial motor drives, smart metering systems, and embedded HMI applications requiring stable component supply, long-term lifecycle assurance, and G-grade reliability.
Supply support for R5F104LGAFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose embedded applications - balancing performance, integration, and energy efficiency for industrial controls and sensor edge nodes.
FAQ
What is the maximum operating frequency and associated DMIPS rating for the R5F104LGAFB#V0?
The R5F104LGAFB#V0 achieves a maximum operating frequency of 32 MHz, delivering 44 DMIPS of processing performance. This is measured using the EEMBC CoreMark benchmark under standard conditions (code flash execution, no wait states). The RL78 core's 3-stage pipeline and optimized instruction set enable this efficiency at ultra-low power - critical for battery-powered industrial sensors where compute density per μA matters.
Does the R5F104LGAFB#V0 support in-system programming and secure firmware updates?
Yes, the R5F104LGAFB#V0 supports full in-system programming via its on-chip debug interface and includes flash shield window functionality to restrict write access to designated memory regions. It also implements boot swap capability for fail-safe firmware updates - ensuring the R5F104LGAFB#V0 can recover from corrupted images without external programmer intervention.
What are the key low-power modes supported by the R5F104LGAFB#V0, and what is the lowest achievable current draw?
The R5F104LGAFB#V0 supports HALT, STOP, and SNOOZE modes. In STOP mode with only RTC and LVD active, it draws just 0.60 μA - verified across -40 to +105°C. This enables decade-long battery life in maintenance-free industrial loggers. SNOOZE mode allows selected peripherals (e.g., UART) to remain active for wake-up while CPU sleeps, further optimizing duty-cycled operation.
How many analog input channels does the 10-bit ADC in the R5F104LGAFB#V0 support, and does it include internal reference voltage?
The R5F104LGAFB#V0 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels. It includes an internal 1.45 V reference voltage source, eliminating need for external precision references in most sensor signal conditioning applications. The ADC operates across the full 1.6–5.5 V supply range, maintaining linearity and monotonicity per datasheet specifications.
Is the R5F104LGAFB#V0 pin-compatible with other RL78/G14 variants in the same 64-pin LFQFP package?
Yes, all RL78/G14 devices in the 64-pin LFQFP-0.5mm package - including R5F104LGAFB#V0, R5F104LLAFB#V0, and R5F104LKAFB#V0 - share identical pinouts and electrical characteristics. This enables direct hardware reuse across memory/configurations, simplifying platform design and reducing PCB spin cycles when scaling flash/RAM requirements.
R5F104LGAFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LGAFB#V0 FAQ
1.How can I place an order for R5F104LGAFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LGAFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LGAFB#V0 reliable?
The price and inventory of R5F104LGAFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LGAFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LGAFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LGAFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LGAFB#V0?
R5F104LGAFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LGAFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LGAFB#V0?
For technical support, including R5F104LGAFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LGAFB#V0 requirements.
6.How does Aetrix verify that R5F104LGAFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LGAFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LGAFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LGAFB#V0?
All R5F104LGAFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LGAFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LGAFB#V0 part is unused and in its original packaging.
Return procedure for R5F104LGAFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LGAFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

