Renesas R5F104LGAFP#V0
- Part No.:
- R5F104LGAFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LGAFP#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,768
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LGAFP#V0 from Renesas is a 64-pin LQFP-0.65mm-pitch 16-bit RL78/G14 microcontroller with 512 KB flash, 48 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40°C to +85°C (A-grade), delivering 44 DMIPS at 32 MHz for industrial control, sensor hubs, and low-power HMI applications.
For engineers reviewing the R5F104LGAFP#V0 datasheet, R5F104LGAFP#V0 pinout, R5F104LGAFP#V0 application, or R5F104LGAFP#V0 equivalent, key selection criteria include its 512 KB code flash with self-programming, real-time clock with calendar, 20-channel 10-bit ADC, dual 8-bit DAC outputs, and integrated event link controller for deterministic peripheral triggering.
Technical Context
The R5F104LGAFP#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), plus multiply/divide/accumulate instructions and 1 MB address space. It integrates a Data Transfer Controller (DTC) with chain transfer and background operation during data flash rewriting.
Its peripheral set includes 12× 16-bit timers (TAU, RJ, RD, RG), 1× 12-bit interval timer, 1× real-time clock with alarm/calendar, 1× watchdog timer, up to 10× I²C/Simp-I²C channels, 4× UART/LIN, 8× CSI/SPI, and an Event Link Controller (ELC) enabling 19–26 event sources to trigger peripheral functions without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 512 KB code flash with 1 KB block erase, security lock, and boot swapping |
| Data Flash | 8 KB with 1M write cycles, background operation (BGO), VDD = 1.8–5.5 V |
| RAM | 48 KB on-chip SRAM, including dedicated areas for flash library use |
| ADC | 10-bit resolution, 20 analog inputs, internal 1.45 V reference and temperature sensor |
| DAC | Two 8-bit voltage-output DACs (0–VDD), supporting real-time output update |
| Operating Voltage | 1.6–5.5 V single supply, enabling direct interface with 1.8/2.5/3.0 V logic |
| Temp Range | -40°C to +85°C (A-grade), qualified for consumer and industrial ambient conditions |
Pinout & Package
Package: 64-pin LQFP (12 × 12 mm, 0.65 mm pitch), RoHS-compliant, surface-mount, with exposed thermal pad not present (non-HWQFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / UART1 TX/RX | Configurable TTL/CMOS I/O with on-chip pull-up; support asynchronous serial communication |
| P10–P17 | Multi-function I/O / SPI/I²C/UART2/Timer/Comparator | Peripheral I/O redirection via PIOR registers enables flexible pin assignment for mixed-protocol interfaces |
| P20–P27 | Analog input / AVREFP/M/VCOUT/ANO | 20-channel ADC input group with dedicated analog reference pins and comparator outputs |
| P30–P31 | Interrupt/timer I/O / RTC1HZ/SCK00/TRGIO | Supports real-time clock tick output, SPI master clock, and trace/debug trigger signals |
| P50–P51 | UART0 RX/TX / TOOLRxD/TOOLTxD | Dual-role pins for debug communication (on-chip emulator) and primary UART interface |
| P60–P63 | I²C/SPI/SSI / SCLA0/SDAA0/SSI00 | Hardware I²C slave/master, SPI master/slave, and synchronous serial interface with configurable polarity/phase |
| P120–P124 | Crystal oscillator / X1/X2/XT1/XT2/EXCLK | Supports main high-speed crystal (1–20 MHz), sub-clock (32.768 kHz), and external clock input modes |
| RESET, REGC, VDD, VSS | Power/reset management | On-chip POR and LVD with 14-level detection; REGC requires 0.47–1 µF bypass capacitor to VSS |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | 66 μA/MHz active current; 0.60 μA RTC+LVD retention mode enables battery-backed operation |
| High-accuracy on-chip oscillator | ±1.0% tolerance over VDD = 1.8–5.5 V and TA = -20 to +85°C, eliminating external crystal for cost-sensitive designs |
| Event Link Controller (ELC) | Enables hardware-triggered peripheral activation (e.g., ADC start on timer match), reducing CPU load and interrupt latency |
| Background data flash rewrite | Allows program execution from flash while updating data flash-critical for firmware-over-the-air and parameter logging |
| Dual independent DAC outputs | Two 8-bit voltage-mode DACs with simultaneous update capability for analog waveform generation or bias control |
| Integrated BCD correction circuit | Hardware-accelerated binary-to-BCD conversion for display drivers and numeric I/O without software overhead |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop speed/position control of BLDC motors in HVAC actuators and factory automation drives. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithms, managing PWM generation via TAU timers, and sampling current/voltage via 10-bit ADC. Use Value: 44 DMIPS compute headroom, real-time clock for scheduling, and ELC-triggered ADC captures ensure deterministic timing under variable load. | Use Scenario: Battery-powered environmental sensor hub aggregating temperature, humidity, and CO₂ readings for building management. IC Role / Device Role / Timing Role: Low-power host MCU managing sensor I²C reads, local data fusion, RTC-timed wakeups, and BLE interface control. Use Value: 0.60 μA STOP mode with RTC/LVD active extends 2xAA battery life beyond 5 years; 20-channel ADC supports multi-sensor analog front-end. |
| Human-Machine Interface | Home Appliance Control |
Use Scenario: Touch-enabled control panel for washing machines and microwave ovens with LED backlighting and buzzer feedback. IC Role / Device Role / Timing Role: Dedicated UI controller handling capacitive touch sensing, 8-bit DAC-driven LED dimming, and PCLBUZ tone generation. Use Value: Dual DAC outputs enable smooth brightness ramping; on-chip key interrupt and buzzer controller reduce external component count. | Use Scenario: Mainboard controller in refrigerators and dishwashers requiring precise temperature regulation and pump/motor sequencing. IC Role / Device Role / Timing Role: System orchestrator managing compressor duty cycle, defrost heater timing, door switch monitoring, and EEPROM-safe parameter storage. Use Value: 8 KB data flash with 1M write endurance ensures reliable logging of operational history and calibration data across 10+ year product lifetime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LHAFP#V0 | Same 64-pin LQFP package, 128 KB flash, 16 KB RAM, 8 KB data flash - lower memory density | Suitable for simpler control tasks where full 512 KB code space is unnecessary | Select when BOM cost reduction is prioritized and firmware size remains under 128 KB |
| R5F104LLAFP#V0 | Same 64-pin LQFP package, 384 KB flash, 32 KB RAM, 8 KB data flash - intermediate memory tier | Optimized for mid-complexity applications needing more code space than R5F104LHAFP but less than R5F104LGAFP | Choose when balancing firmware scalability and unit cost for next-generation product variants |
Compared with R5F104LHAFP#V0 and R5F104LLAFP#V0, the R5F104LGAFP#V0 provides maximum on-chip memory headroom (512 KB flash/48 KB RAM) for complex firmware with OTA updates, real-time analytics, or multi-protocol stacks-without changing PCB layout or pin compatibility.
Availability
R5F104LGAFP#V0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, human-machine interfaces, and home appliance control requiring stable component supply and long-term production support.
Supply support for R5F104LGAFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and thermally constrained embedded systems requiring high integration and robust peripheral sets.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104LGAFP#V0?
The R5F104LGAFP#V0 operates at up to 32 MHz with its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. Its RL78 CPU core supports instruction execution times ranging from 0.03125 µs (at 32 MHz) down to 30.5 µs (at 32.768 kHz), enabling dynamic clock scaling for power optimization. The R5F104LGAFP#V0 maintains full peripheral functionality across this range, including ADC sampling and timer capture.
Does the R5F104LGAFP#V0 support in-circuit debugging and programming?
Yes, the R5F104LGAFP#V0 includes a full on-chip debug function compatible with Renesas E2/E2 Lite emulators. Pins P50 (TOOLRxD) and P51 (TOOLTxD) provide dedicated debug serial interface, and the device supports flash self-programming with boot swapping. The R5F104LGAFP#V0 also features secure flash protection to prevent unauthorized readout during development or field deployment.
How many analog-to-digital converter (ADC) channels does the R5F104LGAFP#V0 support, and what is its resolution?
The R5F104LGAFP#V0 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), supporting single-ended and differential measurements. It includes an internal 1.45 V reference voltage and an on-chip temperature sensor. The ADC operates across the full 1.6–5.5 V supply range, with conversion time programmable from 1.5 to 22.5 µs per sample depending on resolution and clock settings.
What packaging and pin configuration does the R5F104LGAFP#V0 use?
The R5F104LGAFP#V0 uses a 64-pin LQFP package with 0.65 mm pitch (RENESAS code PLQP0064JA-A), measuring 12 × 12 mm. It features four dedicated power pins (VDD/VSS), a REGC bypass capacitor terminal, RESET, crystal oscillator inputs (X1/X2), and 52 general-purpose I/O pins-including 20 analog-capable inputs and multiple peripheral function overlays managed via PIOR registers.
Can the R5F104LGAFP#V0 operate from a single 1.8 V supply, and what low-power modes are available?
Yes, the R5F104LGAFP#V0 operates from 1.6 V to 5.5 V, making it fully compatible with 1.8 V systems. It offers three ultra-low-power modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except sub-clock), and SNOOZE (selected peripherals active while CPU sleeps). In STOP mode with only RTC and LVD enabled, current consumption drops to 0.60 μA-enabling multi-year battery life in always-on sensor applications using the R5F104LGAFP#V0.
R5F104LGAFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LGAFP#V0 FAQ
1.How can I place an order for R5F104LGAFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LGAFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LGAFP#V0 reliable?
The price and inventory of R5F104LGAFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LGAFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LGAFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LGAFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LGAFP#V0?
R5F104LGAFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LGAFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LGAFP#V0?
For technical support, including R5F104LGAFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LGAFP#V0 requirements.
6.How does Aetrix verify that R5F104LGAFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LGAFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LGAFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LGAFP#V0?
All R5F104LGAFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LGAFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LGAFP#V0 part is unused and in its original packaging.
Return procedure for R5F104LGAFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LGAFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

