Renesas R5F104LGGXXXFB#V0
- Part No.:
- R5F104LGGXXXFB#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LGGXXXFB#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LGGXXXFB#V0 from Renesas is a 64-pin LFQFP, 512 KB flash, 8 KB data flash, 48 KB RAM RL78/G14 16-bit MCU operating at 32 MHz (44 DMIPS), featuring ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), 10-bit ADC (20 channels), and integrated RTC with calendar support - deployed in industrial motor control and smart sensor nodes.
For engineers reviewing the R5F104LGGXXXFB#V0 datasheet, R5F104LGGXXXFB#V0 pinout, R5F104LGGXXXFB#V0 application, or R5F104LGGXXXFB#V0 equivalent, key selection criteria include its -40°C to +105°C industrial-grade temperature rating (G suffix), 0.5 mm pitch LFQFP-64 package (FB), and hardware-peripheral flexibility including ELC, DTC, and dual SPI/I²C/UART interfaces for deterministic real-time control.
Technical Context
The R5F104LGGXXXFB#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), multiply/divide/accumulate instructions, and 1 MB address space. It integrates Event Link Controller (ELC) for hardware-triggered peripheral chaining and Data Transfer Controller (DTC) for zero-CPU-overhead memory transfers.
Its mixed-signal subsystem includes a 10-bit ADC with internal 1.45 V reference and temperature sensor, dual 8-bit DAC outputs (0–VDD), two comparators with window mode, and programmable low-voltage detection (14-level LVD). The high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) eliminates external crystal dependency in cost-sensitive designs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC, 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash / Data Flash / RAM | 512 KB code flash, 8 KB data flash, 48 KB SRAM - supports background rewriting and boot swapping |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD - enables multi-year battery operation |
| ADC / DAC / Comparator | 10-bit ADC (20 ch, internal ref), dual 8-bit DAC (0–VDD output), 2× comparator with window mode |
| Clock & Temp Range | ±1.0% on-chip oscillator (1–64 MHz); industrial grade: -40°C to +105°C (G suffix) |
| Peripherals | 12× 16-bit timers (TAU/TIMER-Rx), RTC (99-yr calendar), 4× UART/LIN, 10× I²C, 8× CSI/SPI, ELC, DTC |
Pinout & Package
Package: LFQFP-64, 10 × 10 mm body, 0.5 mm pitch, exposed thermal pad (not electrically connected per datasheet), RoHS-compliant.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| P121 / P122 | Crystal oscillator input/output | Supports 32.768 kHz RTC crystal or high-speed external clock up to 20 MHz |
| P137 | Reset input (active-low) | Debounced, Schmitt-triggered; accepts 1.6–5.5 V logic; internal pull-up enabled by default |
| P60 / P61 | I²C interface (SCLA0 / SDAA0) | Open-drain, 5.5 V tolerant; configurable as general-purpose I/O when not used for I²C |
| P30 / P31 | RTC interrupt / timer output | P30 supports RTC 1 Hz output; P31 provides TO03 output and PCLBUZ0 buzzer drive capability |
| VDD / VSS / REGC | Power supply / ground / regulator capacitor | REGC requires 0.47–1 µF capacitor to VSS for internal voltage regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode | Permits UART/SPI/I²C communication while CPU remains halted - reduces average current by >90% during idle polling |
| Data flash BGO | Background operation allows full program execution from flash during 1M-cycle data flash rewrite - no system stall |
| ELC event linking | Hardware routing of 19–26 peripheral events (e.g., ADC EOC → DMA trigger) eliminates ISR latency and CPU overhead |
| DTC transfer modes | Supports block, repeat, and chain transfers triggered by 48+ sources - replaces software memcpy in sensor data pipelines |
| On-chip debug | Fully compliant with Renesas E2/E2 Lite debuggers via single-wire SWD interface - no external JTAG header required |
Applications
| Industrial Motor Control | Smart HVAC Sensor Node |
|---|---|
|
Use Scenario: Closed-loop BLDC motor commutation with real-time current sensing and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation (TAU), sampling 10-bit ADC at 1 MS/s, and driving gate drivers via GPIO. Use Value: 44 DMIPS + ELC-linked ADC→DTC→RAM transfer enables sub-10 µs current loop update without CPU intervention. |
Use Scenario: Battery-powered air quality monitor with CO₂, humidity, and temperature sensing. IC Role / Device Role / Timing Role: System-on-chip managing sensor I²C reads, RTC-scheduled wake-ups, low-power sleep transitions, and BLE interface handoff. Use Value: 0.60 μA STOP mode with RTC alarm extends 2xAA battery life beyond 5 years; integrated temp sensor eliminates BOM cost. |
| Programmable Logic Controller I/O Module | Medical Infusion Pump Controller |
|
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and Modbus RTU communication. IC Role / Device Role / Timing Role: Protocol handler for UART-based Modbus RTU, managing 16-channel opto-isolated input debouncing and relay driver timing. Use Value: Hardware CRC generator + UART FIFO + DTC offloads 100% of frame assembly/disassembly from firmware - ensures <1 ms response latency. |
Use Scenario: Safety-critical drug delivery system requiring precise flow rate control and fault detection. IC Role / Device Role / Timing Role: Primary safety controller performing dual-redundant flow calculation, watchdog supervision, and real-time pressure/occlusion monitoring via ADC. Use Value: Independent LVD (14-level) + independent watchdog (dedicated RC oscillator) meet IEC 62304 Class C requirements without external supervisors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGGBFB#V0 | Same 64-pin LFQFP package, identical peripherals, but 384 KB flash / 24 KB RAM | Lower memory footprint suffices for simpler motion profiles or reduced sensor fusion depth | Select when application code size stays under 384 KB and BOM cost optimization is prioritized |
| R5F104LJGFB#V0 | Same 64-pin LFQFP, 256 KB flash / 20 KB RAM, same G-temp grade and peripheral set | Targeted at mid-tier industrial HMI or gateway edge nodes with moderate protocol stack requirements | Choose for balanced performance/cost where full 512 KB flash is unused and RAM headroom ≥16 KB is sufficient |
Compared with R5F104LGGXXXFB#V0, the R5F104LGGBFB#V0 reduces flash/RAM capacity while retaining identical timing, power, and peripheral capabilities - ideal for cost-constrained volume production; the R5F104LJGFB#V0 offers intermediate memory scaling with identical thermal and packaging compliance, easing migration from legacy RL78 designs.
Availability
R5F104LGGXXXFB#V0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, PLC I/O modules, and medical infusion pump controllers requiring stable component supply across extended product lifecycles.
Supply support for R5F104LGGXXXFB#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family delivers true low-power 16-bit performance for cost-sensitive industrial and consumer applications - designed specifically for systems demanding sub-μA sleep, rich analog integration, and robust real-time peripheral orchestration without external co-processors.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104LGGXXXFB#V0?
The R5F104LGGXXXFB#V0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This is achieved using the high-speed on-chip oscillator (±1.0% accuracy) without requiring an external crystal. Its RL78 CPU core executes instructions in as little as 0.03125 µs at this frequency, enabling deterministic real-time response in motor control and sensor fusion applications. The R5F104LGGXXXFB#V0 maintains full peripheral functionality across the entire 1.6–5.5 V supply range.
Does the R5F104LGGXXXFB#V0 support background data flash rewriting while executing code from main flash memory?
Yes, the R5F104LGGXXXFB#V0 supports Background Operation (BGO) for data flash. Instructions can be fetched and executed from code flash memory while simultaneously rewriting data flash sectors - critical for over-the-air updates and runtime parameter storage. The data flash endurance is rated at 1,000,000 write cycles (typical), and rewrites are supported across the full 1.8–5.5 V VDD range. This capability is implemented in hardware and requires no CPU suspension.
What are the key power-saving modes available on the R5F104LGGXXXFB#V0, and what is the lowest achievable current draw?
The R5F104LGGXXXFB#V0 offers HALT, STOP, and SNOOZE low-power modes. In STOP mode with only RTC and LVD active, it draws just 0.60 μA (typical) at 25°C - verified per datasheet R01DS0053EJ0370. HALT mode consumes 66 μA/MHz during active operation. SNOOZE mode enables selective peripheral operation (e.g., UART receive) while CPU remains halted, reducing average current in polling-based communication. All modes retain RAM content and support fast wake-up (< 4 µs from HALT).
How many analog input channels does the 10-bit ADC in the R5F104LGGXXXFB#V0 support, and does it include internal reference and temperature sensing?
The R5F104LGGXXXFB#V0 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), including dedicated VCOUT0/VCOUT1 pins for voltage-controlled oscillator monitoring. It features an internal 1.45 V reference voltage and an on-die temperature sensor - both accessible without external components. The ADC operates across the full 1.6–5.5 V supply range and supports scan-mode conversion with automatic channel sequencing.
Is the R5F104LGGXXXFB#V0 pin-compatible with other RL78/G14 variants in the same 64-pin LFQFP package?
Yes, all RL78/G14 devices in the 64-pin LFQFP package (FB suffix) share identical pinouts and electrical characteristics - including R5F104LGGXXXFB#V0, R5F104LJGFB#V0, and R5F104LGGBFB#V0. This enables direct hardware reuse across memory variants. Pin functions (e.g., P30 = RTC1HZ, P121/X1 = crystal input) are consistent; only flash/RAM sizes and some peripheral enablement differ in firmware configuration. No PCB redesign is needed when migrating between these FB-package G-grade variants.
R5F104LGGXXXFB#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LGGXXXFB#V0 FAQ
1.How can I place an order for R5F104LGGXXXFB#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LGGXXXFB#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LGGXXXFB#V0 reliable?
The price and inventory of R5F104LGGXXXFB#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LGGXXXFB#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LGGXXXFB#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LGGXXXFB#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LGGXXXFB#V0?
R5F104LGGXXXFB#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LGGXXXFB#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LGGXXXFB#V0?
For technical support, including R5F104LGGXXXFB#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LGGXXXFB#V0 requirements.
6.How does Aetrix verify that R5F104LGGXXXFB#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LGGXXXFB#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LGGXXXFB#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LGGXXXFB#V0?
All R5F104LGGXXXFB#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LGGXXXFB#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LGGXXXFB#V0 part is unused and in its original packaging.
Return procedure for R5F104LGGXXXFB#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LGGXXXFB#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

