Renesas R5F104LHAFA#V0
- Part No.:
- R5F104LHAFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LHAFA#V0.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,254
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LHAFA#V0 from Renesas Electronics is a 64-pin LQFP-0.65mm 512 KB flash, 8 KB data flash, 20 KB RAM RL78/G14 16-bit microcontroller operating at 32 MHz with 44 DMIPS, 1.6–5.5 V supply, and -40 to +85°C industrial temperature range. It integrates 12-channel 10-bit ADC, dual DAC, RTC, 16-bit timers, UART/SPI/I²C interfaces, and ultra-low-power HALT/STOP/SNOOZE modes for battery-powered sensor nodes and industrial control.
For engineers reviewing the R5F104LHAFA#V0 datasheet, R5F104LHAFA#V0 pinout, R5F104LHAFA#V0 application, or R5F104LHAFA#V0 equivalent, key selection criteria include its 512 KB code flash capacity, 64-pin LQFP-0.65 mm package with full peripheral remapping, real-time clock with calendar/alarm, and support for background data flash rewriting at 1.8–5.5 V.
Technical Context
The R5F104LHAFA#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz), multiply/divide/accumulate instructions, and 1 MB address space. It features an on-chip high-accuracy ±1.0% oscillator (1–64 MHz selectable) and dedicated low-speed oscillator for watchdog timing.
Peripheral integration includes Event Link Controller (ELC) for hardware-triggered peripheral chaining, Data Transfer Controller (DTC) with block/repeat/chain transfer modes, and simplified SPI (CSI), UART/LIN, and I²C interfaces - all configurable via peripheral I/O redirection registers (PIOR0/1) to decouple function assignment from physical pin layout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 512 KB code flash (1 KB block size), 8 KB data flash with 1M rewrite cycles |
| RAM | 20 KB on-chip SRAM, including dedicated areas for flash library operation |
| Power Consumption | 66 μA/MHz active; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC (20 channels, internal 1.45 V reference), dual 8-bit DAC (0–VDD output) |
| Timers & Clock | 12× 16-bit timers (TAU/TIMER RJ/RD/RG), RTC with calendar/alarm/correction, 12-bit interval timer |
| Serial Interfaces | 3× UART/LIN, 3–8× CSI (SPI-compatible), 4–10× I²C/simplified I²C |
| Operating Range | 1.6–5.5 V supply; -40 to +85°C ambient (industrial grade, 'D' field) |
Pinout & Package
Package: 64-pin LQFP, 12 × 12 mm body, 0.65 mm pitch, JEDEC standard PLQP0064JA-A footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/P01 | GPIO / TxD1/RxD1 / ANI17/ANI16 | Primary UART1 interface with analog input capability; supports TRGCLKA/B for trace clocking |
| P10–P17 | Multi-function I/O group | Hosts SCK11/SDA11/SO11/SI11 (I²C/SPI), UART2, TRDIOx (touch sensing), IVREF/IVCMP (analog comparators) |
| P20–P27 | Analog input bank | 8-channel 10-bit ADC inputs (ANI0–ANI7), AVREFP/AVREFM reference pins, ANO0/ANO1 outputs |
| P30/P31 | RTC & timer I/O | RTC1HZ output, SCK00/SCL00 (I²C), TI03/TO03 (timer capture/compare), PCLBUZ0 (buzzer output) |
| P50/P51 | UART0 debug interface | RxD0/TxD0 with TOOLRxD/TOOLTxD for on-chip debugging; also supports SDA00/SO00 |
| P60–P63 | I²C & serial interface | SCLA0/SDAA0 (I²C), SSI00 (serial synchronous), fixed-function I²C master/slave pins |
| P120–P124 | Crystal & system clock | X1/X2 (32.768 kHz crystal), XT1/XT2 (main crystal), EXCLK/EXCLKS (external clock inputs) |
| RESET / REGC / VDD / VSS | Power & reset | Active-low reset with internal POR; REGC requires 0.47–1 µF capacitor to VSS for regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming flash | Boot swap and flash shield window functions enable secure firmware updates without external programmer |
| Background data flash write | BGO allows CPU to execute from program memory while rewriting data flash - critical for logging without interruption |
| Peripheral I/O redirection | PIOR0/1 registers remap up to 19–26 peripheral signals to alternate pins, enabling flexible PCB layout |
| Ultra-low-power STOP mode | 0.60 μA retention current with RTC running and LVD monitoring - extends battery life in always-on sensors |
| Hardware event linking | ELC routes 19–26 event sources directly to peripherals (e.g., ADC trigger → DTC → RAM), eliminating CPU overhead |
| Dual DAC with real-time output | Two independent 8-bit DACs support simultaneous analog waveform generation or bias voltage control |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered environmental monitor collecting temperature, humidity, and CO₂ via analog sensors and RS-485 communication. IC Role / Device Role / Timing Role: Main controller executing sensor acquisition, RTC-stamped data logging to data flash, and UART-to-RS485 protocol translation. Use Value: 0.60 μA STOP mode with RTC enables multi-year battery life; BGO ensures continuous logging during firmware updates. | Use Scenario: DIN-rail mounted electricity meter measuring voltage/current harmonics and storing billing data with tamper-proof timestamps. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC interface, RTC calendar/alarm for tariff switching, and secure flash storage of consumption logs. Use Value: 512 KB flash accommodates dual firmware images; ±1.0% oscillator accuracy meets IEC 62053-21 Class 0.5S timing requirements. |
| Programmable Logic Controller (PLC) I/O Module | Home Appliance Motor Control |
Use Scenario: Compact remote I/O module converting 24 V digital inputs/outputs and analog 4–20 mA loops to EtherCAT or Modbus TCP. IC Role / Device Role / Timing Role: Real-time I/O processor handling GPIO scanning, 10-bit ADC sampling, and protocol stack offload via ELC-triggered DTC transfers. Use Value: ELC+DTC reduces CPU load by >70% vs. polling; 64-pin LQFP provides sufficient I/O for 16-channel I/O expansion. | Use Scenario: Inverter-driven washing machine control board regulating BLDC motor speed, temperature, and water level. IC Role / Device Role / Timing Role: Motion controller generating PWM via TAU timers, reading hall sensors/thermistors, and driving buzzer feedback via PCLBUZ0/1. Use Value: Dual 8-bit DACs generate precise reference voltages for current sensing; SNOOZE mode cuts power during idle spin cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGAFA#V0 | Same 64-pin LQFP-0.65 mm package, but 256 KB flash, 24 KB RAM, 8 KB data flash | Lower code density; suitable for cost-sensitive designs with smaller firmware footprints | Select when firmware size < 256 KB and RAM usage ≤ 24 KB - reduces BOM cost without sacrificing package compatibility |
| R5F104LLAFA#V0 | Same 64-pin LQFP-0.65 mm package, 384 KB flash, 32 KB RAM, 8 KB data flash | Intermediate memory tier; balances headroom and cost for mid-complexity applications | Choose for applications needing >256 KB but <512 KB flash - e.g., dual-protocol stacks with OTA update buffer |
Compared with R5F104LGAFA#V0 and R5F104LLAFA#V0, the R5F104LHAFA#V0 delivers maximum on-chip memory (512 KB/20 KB) in the same LQFP-0.65 mm footprint, enabling complex firmware with real-time logging, cryptographic libraries, and multi-interface protocol stacks without external memory.
Availability
R5F104LHAFA#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, and programmable logic controller I/O modules requiring stable component supply across extended product lifecycles.
Supply support for R5F104LHAFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer applications demanding robust analog integration, ultra-low standby current, and seamless toolchain support with CS+ and e2 studio.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104LHAFA#V0?
The R5F104LHAFA#V0 operates at up to 32 MHz with a measured performance of 44 DMIPS. This rating is achieved using the RL78 CPU core's 3-stage pipeline and is validated under typical conditions (VDD = 3.3 V, TA = 25°C). The core supports dynamic clock scaling down to 32.768 kHz for ultra-low-power RTC operation, with instruction execution time ranging from 0.03125 µs to 30.5 µs accordingly.
Does the R5F104LHAFA#V0 support background data flash rewriting while executing code from main flash?
Yes, the R5F104LHAFA#V0 supports Background Operation (BGO) for data flash. This allows the CPU to execute instructions from program flash memory while simultaneously rewriting the 8 KB data flash - essential for non-disruptive firmware updates, parameter storage, or event logging. The data flash endurance is rated at 1,000,000 write/erase cycles at VDD = 1.8–5.5 V.
What package type and footprint does the R5F104LHAFA#V0 use, and is it compatible with standard LQFP-64 reflow profiles?
The R5F104LHAFA#V0 uses a 64-pin LQFP package with 12 × 12 mm body and 0.65 mm pitch, conforming to JEDEC standard PLQP0064JA-A. It is fully compatible with industry-standard lead-free reflow profiles (J-STD-020) and supports automated optical inspection (AOI) due to its gull-wing lead geometry. No special thermal pads or underfill are required.
How many analog input channels and what resolution does the ADC in the R5F104LHAFA#V0 provide?
The R5F104LHAFA#V0 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), including dedicated pins for internal temperature sensor and reference voltage (1.45 V). Conversion time is programmable from 1.5 to 12.5 µs per sample, and the ADC supports scan mode, group conversion, and hardware-triggered operation via ELC or timers.
Can the R5F104LHAFA#V0 operate from a single 1.8 V supply, and what low-power modes are available below 2.0 V?
Yes, the R5F104LHAFA#V0 supports operation from 1.6 V to 5.5 V, making it fully functional at 1.8 V. At this voltage, it maintains full peripheral operation including ADC, timers, and serial interfaces. Ultra-low-power modes include HALT (core stopped, peripherals active), STOP (all clocks halted except RTC/LVD), and SNOOZE (selected peripherals active while CPU sleeps) - with STOP mode consuming just 0.60 μA at 1.8 V.
R5F104LHAFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LHAFA#V0 FAQ
1.How can I place an order for R5F104LHAFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LHAFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LHAFA#V0 reliable?
The price and inventory of R5F104LHAFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LHAFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LHAFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LHAFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LHAFA#V0?
R5F104LHAFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LHAFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LHAFA#V0?
For technical support, including R5F104LHAFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LHAFA#V0 requirements.
6.How does Aetrix verify that R5F104LHAFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LHAFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LHAFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LHAFA#V0?
All R5F104LHAFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LHAFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LHAFA#V0 part is unused and in its original packaging.
Return procedure for R5F104LHAFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LHAFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

