Renesas R5F104LJAFP#V0
- Part No.:
- R5F104LJAFP#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F104LJAFP#V0.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,899
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104LJAFP#V0 from Renesas is a 64-pin LQFP-0.65mm, 192 KB flash, 8 KB data flash, 20 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in industrial sensor nodes and battery-powered control modules.
For engineers reviewing the R5F104LJAFP#V0 datasheet, R5F104LJAFP#V0 pinout, R5F104LJAFP#V0 application, or R5F104LJAFP#V0 equivalent, key selection criteria include its 64-pin LQFP package, 192 KB code flash with self-programming and boot swap, integrated RTC with calendar/alarm, and dual 10-bit A/D converter supporting up to 20 channels - all validated for -40°C to +85°C industrial operation.
Technical Context
The R5F104LJAFP#V0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It integrates a Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes triggered by 19–26 event sources via the Event Link Controller (ELC).
It features a 10-bit A/D converter with internal 1.45 V reference and temperature sensor, dual 8-bit D/A outputs (0–VDD), two comparators with window/high-speed/low-speed modes, and multiple serial interfaces including 3–8 CSI channels, 3–4 UART/LIN channels, and 4–10 I²C channels - all mapped to dedicated peripheral function registers and configurable via PIOR0/PIOR1.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 192 KB code flash with 1 KB block size, security lock, and self-programming with boot swap |
| Data Flash | 8 KB background operation (BGO) capable, 1M rewrite cycles, 1.8–5.5 V programming voltage |
| RAM | 20 KB on-chip SRAM, including areas reserved for flash library (start address F9F00H) |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD enabled |
| Operating Voltage | 1.6 V to 5.5 V single supply, enabling direct interface with 1.8/2.5/3.3 V peripherals |
| Temperature Range | -40°C to +85°C (industrial grade, 'D' field of application) |
Pinout & Package
Package: 64-pin LQFP (12 × 12 mm, 0.65 mm pitch), RoHS-compliant, JEDEC standard PLQP0064JA-A footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/P01 | General-purpose I/O / UART1 TX/RX | Configurable TTL/CMOS I/O with on-chip pull-up; supports full-duplex UART1 communication |
| P10–P17 | Multi-function I/O (CSI1, I²C1, UART2, timers, interrupts) | Shared peripheral functions assigned via PIOR0/PIOR1; e.g., P13 = TxD2/SO20/TRDIOA1/IVCMP1 |
| P20–P27 | Analog input / AVREFP/AVREFM / ANI0–ANI7 | 8-channel analog input with internal 1.45 V reference; supports differential ADC measurements |
| P30–P31 | RTC1HZ / INT0–INT4 / TO03/TI03 | Real-time clock output and interrupt-capable timer inputs/outputs for precise timing control |
| P60–P61 | I²C bus (SCLA0/SDAA0) | Dedicated hardware I²C master/slave interface with clock stretching support |
| P121/P122 | Crystal oscillator inputs (X1/X2) | Supports external 32.768 kHz crystal for RTC or high-frequency crystals up to 20 MHz |
| RESET / REGC / VDD / VSS | Reset control / regulator capacitor / power rails | REGC requires 0.47–1 μF capacitor to VSS; RESET is active-low, Schmitt-triggered |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA current draw with RTC and LVD active - enables multi-year battery life in metering applications |
| Background data flash rewrite | Execute code from flash while rewriting 8 KB data flash - eliminates firmware interruption during logging |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events (e.g., ADC EOC → DTC trigger) without CPU intervention |
| Hardware CRC calculation unit | Accelerates checksum generation for firmware updates and data integrity verification in safety-critical firmware |
| On-chip BCD correction circuit | Enables direct decimal arithmetic for display drivers and human-readable time/date formatting without software overhead |
Applications
| Smart Energy Metering | Industrial Sensor Hub |
|---|---|
Use Scenario: Residential electricity meter with real-time consumption logging, tamper detection, and IR/PLC communication. IC Role / Device Role / Timing Role: Main controller managing 20-channel ADC sampling of voltage/current transformers, RTC-based billing intervals, and secure data flash storage. Use Value: 0.60 μA STOP mode extends lithium battery life beyond 10 years; BGO enables seamless firmware updates without interrupting metering. | Use Scenario: DIN-rail mounted environmental sensor node measuring temperature, humidity, CO₂, and vibration across factory zones. IC Role / Device Role / Timing Role: Central acquisition unit interfacing analog sensors via 10-bit ADC, driving RS-485 (UART2) and I²C sensor buses, and scheduling periodic BLE wake-ups. Use Value: Dual 8-bit DAC outputs drive analog sensor excitation; ELC links ADC end-of-conversion to DTC for zero-CPU data movement to RAM buffers. |
| Home Appliance Control | Medical Diagnostic Device |
Use Scenario: Washing machine main board requiring motor control, water level sensing, user interface, and energy monitoring. IC Role / Device Role / Timing Role: System-on-chip managing PWM-driven triac control, 16-channel ADC for pressure/temperature feedback, buzzer output, and real-time wash cycle timing. Use Value: On-chip PCLBUZ0/PCLBUZ1 enable direct piezo driver control; 192 KB flash accommodates multi-language UI and safety-certified firmware partitions. | Use Scenario: Portable blood glucose monitor with electrochemical sensor interface, LCD display, USB charging, and data export. IC Role / Device Role / Timing Role: Precision analog front-end controller performing 10-bit ADC conversion of sensor current, RTC-stamped measurement logging, and USB CDC communication. Use Value: Internal 1.45 V reference ensures stable ADC accuracy across 1.6–5.5 V battery range; 8 KB data flash stores >1000 calibrated glucose readings with timestamps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LHAFP#V0 | 128 KB flash, 8 KB data flash, 16 KB RAM - same 64-pin LQFP package and peripheral set | Lower memory footprint suits simpler control tasks without extensive data logging or multi-protocol stacks | Select when firmware size < 128 KB and cost sensitivity outweighs need for future feature expansion |
| R5F104LKAFP#V0 | 256 KB flash, 8 KB data flash, 24 KB RAM - identical pinout, voltage, and temperature rating | Higher memory headroom supports complex GUI frameworks, OTA update partitions, or dual-firmware redundancy | Choose for designs requiring field-upgradable firmware with rollback capability or embedded web server stacks |
Compared with R5F104LHAFP#V0, the R5F104LJAFP#V0 provides 64 KB more flash and 4 KB more RAM for enhanced data buffering and feature scalability; versus R5F104LKAFP#V0, it trades 64 KB flash for lower unit cost while retaining identical peripheral functionality and real-time performance.
Availability
R5F104LJAFP#V0 is available at Aetrix Electronics and suitable for industrial sensor hubs, smart energy meters, and home appliance control systems requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for R5F104LJAFP#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial control, metering, and sensor applications - combining sub-μA STOP mode, integrated analog peripherals, and robust flash reliability.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104LJAFP#V0?
The R5F104LJAFP#V0 operates at up to 32 MHz with a verified performance of 44 DMIPS. This rating is measured using the EEMBC CoreMark benchmark under standard conditions (VDD = 3.3 V, TA = 25°C) and reflects the RL78 CPU core's 3-stage pipeline efficiency. The high-speed on-chip oscillator supports selectable frequencies from 1 MHz to 64 MHz, but the R5F104LJAFP#V0 is rated for 32 MHz maximum operation per its datasheet specification.
Does the R5F104LJAFP#V0 support hardware debugging, and what interface is used?
Yes, the R5F104LJAFP#V0 includes an on-chip debug function compatible with Renesas E2 emulator and E2 Lite debugger. It uses the dedicated on-chip debug interface with pins P40 (TOOL0) and P50/P51 (TRGIOA/TRGIOB) configured as the debug port. No external debug probe components are required, and the interface supports full breakpoint, watchpoint, and real-time trace capabilities as defined in the RL78/G14 Hardware Manual.
What are the exact flash and RAM sizes allocated for the R5F104LJAFP#V0, and how is RAM used by the flash library?
The R5F104LJAFP#V0 has 192 KB of code flash memory, 8 KB of data flash memory, and 20 KB of on-chip RAM. Per Renesas documentation (R20UT2944), the flash self-programming library reserves RAM starting at address F9F00H. This allocation is fixed for R5F104xJ-series devices and must be excluded from application use to ensure safe flash erase/write operations without corruption.
Can the R5F104LJAFP#V0 operate reliably across the full industrial temperature range, and what grade does its ordering code indicate?
Yes, the R5F104LJAFP#V0 is qualified for industrial operation from -40°C to +85°C, as indicated by the 'D' field-of-application code embedded in its part number structure. This grade is confirmed in Table 1-1 of the datasheet and applies to all R5F104LxAFP variants with #V0 packaging. The device meets Renesas' industrial-grade qualification standards for thermal cycling, HTOL, and ESD robustness under these ambient conditions.
How many analog input channels and what resolution does the A/D converter on the R5F104LJAFP#V0 support?
The R5F104LJAFP#V0 integrates a 10-bit successive-approximation A/D converter with up to 20 analog input channels (ANI0–ANI19), including dedicated inputs for internal temperature sensor and VCOUT outputs. It supports both single-ended and differential measurement modes, uses an internal 1.45 V reference (±1% accuracy), and achieves 10-bit linearity across the full 1.6–5.5 V supply range - validated in the RL78/G14 Electrical Characteristics table.
R5F104LJAFP#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 48
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 12x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104LJAFP#V0 FAQ
1.How can I place an order for R5F104LJAFP#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104LJAFP#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104LJAFP#V0 reliable?
The price and inventory of R5F104LJAFP#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104LJAFP#V0 is usually 5 days.
3.What payment methods are accepted for R5F104LJAFP#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104LJAFP#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104LJAFP#V0?
R5F104LJAFP#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104LJAFP#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104LJAFP#V0?
For technical support, including R5F104LJAFP#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104LJAFP#V0 requirements.
6.How does Aetrix verify that R5F104LJAFP#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104LJAFP#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104LJAFP#V0 meets industry standards.
7.What is the process for return or replacement of R5F104LJAFP#V0?
All R5F104LJAFP#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104LJAFP#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104LJAFP#V0 part is unused and in its original packaging.
Return procedure for R5F104LJAFP#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104LJAFP#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

