Renesas R5F104MGAFA#30
- Part No.:
- R5F104MGAFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F104MGAFA#30.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,540
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104MGAFA#30 from Renesas is a 32-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 80-pin LQFP-0.65mm package, operating from 1.6–5.5 V at -40 to +85°C. It delivers 44 DMIPS at 32 MHz, features 20-channel 10-bit ADC, dual UART/LIN, 12-channel 16-bit TAU timer, RTC with calendar, and ultra-low-power HALT/STOP/SNOOZE modes-used in industrial sensor nodes and smart metering interfaces.
For engineers reviewing the R5F104MGAFA#30 datasheet, R5F104MGAFA#30 pinout, R5F104MGAFA#30 application, or R5F104MGAFA#30 equivalent, key selection criteria include its 80-pin LQFP-0.65mm footprint, 96 KB code flash with data flash shield window, integrated LIN-capable UARTs, and support for background data flash rewriting (BGO) without CPU stall.
Technical Context
The R5F104MGAFA#30 implements the RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode), plus multiply/divide/accumulate instructions and 1 MB address space. Its on-chip peripherals include Event Link Controller (ELC) for hardware-triggered peripheral chaining and Data Transfer Controller (DTC) with block/repeat transfer modes activated by interrupt sources.
Power management integrates on-chip POR, 14-level LVD with selectable reset/interrupt, and multiple low-power modes: HALT (66 µA/MHz), STOP (0.60 µA with RTC+LVD active), and SNOOZE (peripheral-triggered wake-up while CPU sleeps). Clocking supports 64–1 MHz internal oscillator with ±1.0% accuracy across 1.8–5.5 V and -20 to +85°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 32-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash / Data Flash | 96 KB code flash (1 KB blocks), 4 KB data flash with BGO and 1M rewrite cycles |
| RAM | 12 KB on-chip RAM, including dedicated areas for flash library operation |
| ADC | 10-bit resolution, 20 analog inputs, internal 1.45 V reference and temperature sensor |
| Timers | 12 × 16-bit TAU channels, 1 × 12-bit interval timer, 1 × RTC with calendar/alarm |
| Serial Interfaces | 3 × UART/LIN, 4 × CSI (SPI-compatible), 4 × I²C/simplified I²C |
| Supply & Temp | 1.6–5.5 V operation, -40 to +85°C ambient (industrial grade A/D field) |
| Low-Power Modes | HALT (66 µA/MHz), STOP (0.60 µA w/ RTC+LVD), SNOOZE (peripheral-wake) |
Pinout & Package
Package: 80-pin LQFP, 14 × 14 mm, 0.65 mm pitch, exposed pad not applicable (non-QFN).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | GPIO / Analog Input / UART TX/RX | Primary serial interface for debug/communication; supports TI00/TxD1 and TO00/RxD1 functions |
| P10–P17 | Multi-function I/O / SPI/I²C/UART | Configurable CSI, I²C, UART, and TRDIO pins enabling flexible peripheral routing via PIOR registers |
| P30–P31 | Interrupt / Timer / Buzzer / SCK/SCL | INTP3/RTC1HZ input and TI03/TO03 timer outputs; supports clock generation and external event capture |
| P60–P62 | I²C / SSI / SDAA/SCLA | Dedicated I²C bus (SCLA0/SDAA0) and synchronous serial interface (SSI00) for sensor/EEPROM connectivity |
| P120–P124 | Oscillator / External Clock / Reset | X1/X2 crystal inputs, EXCLK/EXCLKS external clock, RESET and REGC decoupling capacitor connection |
| VDD / VSS | Power / Ground | Single 1.6–5.5 V supply; REGC requires 0.47–1 µF capacitor to VSS for stable voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Background Data Flash Rewrite (BGO) | Execute program code from flash while rewriting data flash-enables firmware updates without halting real-time operation |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining (e.g., ADC conversion completion → DMA transfer → timer start) eliminates CPU polling overhead |
| Ultra-Low-Power STOP Mode | 0.60 µA current draw with RTC and LVD active-ideal for battery-powered devices requiring long sleep intervals with precise wake-up |
| On-Chip Flash Shield Window | Prevents unauthorized erasure or reprogramming of protected flash blocks-supports secure boot and IP protection in production firmware |
| Peripheral I/O Redirection (PIOR) | Dynamic remapping of up to 8 peripheral functions to alternate pins-simplifies PCB layout and enables pin reuse across variants |
| Integrated LIN Transceiver Support | UART channels configured for LIN 2.2 protocol with automatic sync-break detection and checksum handling-reduces external component count |
Applications
| Industrial Sensor Node | Smart Energy Meter Interface |
|---|---|
Use Scenario: Battery-powered environmental monitoring node collecting temperature, humidity, and pressure via analog sensors and digital I²C devices. IC Role / Device Role / Timing Role: Central controller managing sensor acquisition, LIN-based subnetwork communication, RTC-scheduled data logging, and ultra-low-power sleep/wake cycles. Use Value: 0.60 µA STOP mode extends 10-year battery life; 20-channel ADC and internal temperature sensor eliminate external signal conditioning ICs. | Use Scenario: Communication interface module in electricity meters, aggregating metrology IC data and relaying it over LIN or RS-485 to concentrators. IC Role / Device Role / Timing Role: Protocol bridge between metrology SoC (SPI) and LIN bus, with RTC-driven time-stamped event logging and secure firmware update capability. Use Value: BGO-enabled data flash rewriting allows field firmware upgrades without interrupting metering accuracy; LIN-capable UART reduces external transceiver count by 1. |
| Home Appliance Motor Control | Factory Automation I/O Terminal |
Use Scenario: Compact BLDC motor driver in HVAC blowers, requiring PWM generation, current sensing, and fault protection. IC Role / Device Role / Timing Role: Real-time motor control unit executing commutation logic, sampling ADC channels for phase current, and generating complementary PWM via TAU timers with dead-time insertion. Use Value: 12-channel 16-bit TAU supports multi-phase PWM with synchronized ADC triggers; 44 DMIPS headroom enables closed-loop PID computation alongside communication tasks. | Use Scenario: DIN-rail mounted remote I/O module converting fieldbus signals (e.g., Modbus RTU over RS-485) to local digital/analog I/O for PLC integration. IC Role / Device Role / Timing Role: Protocol processor handling Modbus framing, CRC calculation, register mapping, and isolation-coupled GPIO/ADC/DAC control. Use Value: Dual UARTs enable simultaneous master/slave operation; 12 KB RAM accommodates full Modbus register map and buffer for burst data transfers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LGAFA#30 | 64-pin LQFP, 192 KB flash, 20 KB RAM, same peripheral set and core | Higher memory capacity suits larger firmware with GUI or protocol stacks; smaller footprint reduces board area | Select when >96 KB flash required but 80-pin routing complexity must be avoided |
| R5F104MGAFP#30 | 80-pin LQFP-0.80mm pitch, identical flash/RAM/peripherals, different mechanical footprint | Compatible with legacy 0.8 mm pitch assembly lines; no electrical or functional change | Choose for compatibility with existing 0.8 mm pitch stencil and pick-and-place tooling |
Compared with R5F104LGAFA#30 and R5F104MGAFP#30, the R5F104MGAFA#30 provides optimal balance of memory (96 KB), I/O count (64 GPIO), and compact 0.65 mm pitch packaging-making it ideal for cost-sensitive industrial controls where board space is constrained but full peripheral access is required.
Availability
R5F104MGAFA#30 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meter interfaces, and factory automation I/O terminals requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F104MGAFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power performance (66 µA/MHz, 0.60 µA STOP) with rich analog/mixed-signal integration-designed specifically for cost-sensitive industrial controls, sensor hubs, and battery-operated edge devices.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104MGAFA#30?
The R5F104MGAFA#30 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS performance. This is measured under standard conditions (VDD = 1.8–5.5 V, TA = -40 to +85°C) and reflects the RL78 CPU core's 3-stage pipeline efficiency with optimized instruction mix. The R5F104MGAFA#30 maintains this performance across its full voltage and temperature range without derating.
Does the R5F104MGAFA#30 support background data flash rewriting (BGO), and what is the endurance specification?
Yes, the R5F104MGAFA#30 supports Background Operation (BGO) for data flash rewriting, allowing CPU instruction execution from program memory during data flash write/erase cycles. Its 4 KB data flash is rated for 1,000,000 rewrite cycles (typical) at VDD = 1.8–5.5 V. The R5F104MGAFA#30 implements flash shield window and block erase prohibition to protect critical firmware sections during field updates.
What are the supported low-power modes of the R5F104MGAFA#30, and what is the current consumption in STOP mode?
The R5F104MGAFA#30 supports HALT, STOP, and SNOOZE low-power modes. In STOP mode-with only RTC and LVD active-the device draws 0.60 µA (typical) at VDD = 1.8–5.5 V and TA = -20 to +85°C. Wake-up is possible via external interrupt, RTC alarm, or LVD event. The R5F104MGAFA#30 achieves this ultra-low current through optimized power gating and clock domain isolation.
How many analog input channels and what ADC resolution does the R5F104MGAFA#30 provide?
The R5F104MGAFA#30 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19), supporting single-ended and differential configurations. It includes an internal 1.45 V reference voltage and on-die temperature sensor, enabling direct thermal monitoring without external components. The R5F104MGAFA#30 ADC operates across the full 1.6–5.5 V supply range with guaranteed monotonicity and ±1 LSB INL.
Which serial communication interfaces are available on the R5F104MGAFA#30, and does it support LIN bus protocol?
The R5F104MGAFA#30 provides 3 UART/LIN channels, 4 CSI (SPI-compatible) channels, and 4 I²C/simplified I²C channels. All UART modules support LIN 2.2 physical layer compliance-including automatic sync-break detection, checksum generation/verification, and slave node response timing-enabling direct connection to LIN bus networks without external transceivers. The R5F104MGAFA#30 uses dedicated UART registers and hardware assist for LIN frame handling.
R5F104MGAFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 17x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104MGAFA#30 FAQ
1.How can I place an order for R5F104MGAFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104MGAFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104MGAFA#30 reliable?
The price and inventory of R5F104MGAFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104MGAFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104MGAFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104MGAFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104MGAFA#30?
R5F104MGAFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104MGAFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104MGAFA#30?
For technical support, including R5F104MGAFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104MGAFA#30 requirements.
6.How does Aetrix verify that R5F104MGAFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104MGAFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104MGAFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104MGAFA#30?
All R5F104MGAFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104MGAFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104MGAFA#30 part is unused and in its original packaging.
Return procedure for R5F104MGAFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104MGAFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

