Renesas R5F104MJAFA#V0
- Part No.:
- R5F104MJAFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
R5F104MJAFA#V0.pdf
- Description:
- IC MCU 16BIT 256KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:2,825
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104MJAFA#V0 from Renesas is a 80-pin LQFP-0.65mm, 256 KB flash, 20 KB RAM RL78/G14 16-bit MCU with ultra-low-power operation (66 μA/MHz), integrated RTC, 10-bit ADC (20 channels), and dual UART/LIN interfaces - deployed in industrial motor control and smart sensor nodes requiring extended battery life and deterministic real-time response.
For engineers reviewing the R5F104MJAFA#V0 datasheet, R5F104MJAFA#V0 pinout, R5F104MJAFA#V0 application, or R5F104MJAFA#V0 equivalent, key selection criteria include its -40°C to +85°C industrial temperature grade, 1.6–5.5 V wide supply range, on-chip debug support, and compatibility with Renesas' CS+ and e² studio toolchains for rapid firmware development and low-power mode validation.
Technical Context
The R5F104MJAFA#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem integrates 256 KB code flash (1 KB block size), 8 KB data flash (1M rewrite cycles), and 20 KB SRAM with flash library RAM reservation at F9F00H.
Peripherals include Timer Array Unit (TAU) with 8 channels, Real-Time Clock with calendar/alarm/correction, 10-bit ADC (20 inputs, internal 1.45 V reference), dual UART/LIN, up to 10 I²C channels, and Event Link Controller (ELC) enabling hardware-triggered peripheral chaining without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 44 DMIPS @ 32 MHz |
| Flash Memory | 256 KB code flash with 1 KB erase blocks, security lock, and self-programming |
| Data Flash | 8 KB background operation (BGO) capable, 1,000,000 write cycles, 1.8–5.5 V programming |
| RAM | 20 KB on-chip SRAM; flash library uses fixed start address F9F00H |
| ADC | 10-bit resolution, 20-channel input, internal 1.45 V reference, and temperature sensor |
| Operating Voltage | 1.6 V to 5.5 V - enables direct interface with 1.8 V, 2.5 V, and 3.3 V peripherals |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active), SNOOZE for selective wake-up |
Pinout & Package
Package: 80-pin LQFP (14 × 14 mm, 0.65 mm pitch), RoHS-compliant, industrial-grade (TA = −40°C to +85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00/P01 | TxD1/RxD1, TI00/TO00 | Full-duplex UART channel 1 with timer capture/compare capability for encoder or pulse-width measurement |
| P10–P17 | SPI/I²C/UART multiplexed I/O | Configurable CSI (SPI-like), I²C, or UART interfaces - supports LIN bus via UART auto-sync and break detection |
| P121/P122 | X1/X2 crystal oscillator inputs | Supports 32.768 kHz RTC crystal and optional main system clock crystal up to 20 MHz |
| P137 | INTP0 external interrupt | Dedicated high-priority wake-up source from STOP/HALT modes; compatible with push-button or sensor edge triggers |
| RESET | Active-low reset input | Accepts both external reset pulses and internal POR/LVD assertion; debounced internally |
| VDD/VSS | Power supply pins | Single 1.6–5.5 V supply; decoupling required per datasheet layout guidelines (REGC capacitor 0.47–1 μF to VSS) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT mode | 66 μA/MHz operation enables >10-year battery life in intermittent-sensing applications |
| On-chip RTC with calendar | 99-year calendar, alarm, and ±1 ppm correction eliminates need for external RTC IC and reduces BOM cost |
| Background Data Flash rewrite | Enables firmware updates or parameter storage without halting application code execution |
| Event Link Controller (ELC) | Hardware-peripheral chaining reduces CPU load by up to 30% in sensor fusion or motor commutation tasks |
| Peripheral I/O redirection | Dynamic remapping of UART/SPI/I²C functions to alternate pins simplifies PCB layout and avoids signal congestion |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Brushless DC motor drive in HVAC blowers with closed-loop speed regulation and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, managing PWM generation via TAU, reading current/voltage/temperature sensors via ADC, and communicating status over UART/LIN. Use Value: Integrated 10-bit ADC with 20 channels and hardware averaging eliminates external signal conditioning; STOP-mode RTC maintains scheduling during idle periods. | Use Scenario: Battery-powered environmental monitor logging temperature, humidity, and CO₂ via I²C sensors and transmitting data hourly via UART to gateway. IC Role / Device Role / Timing Role: System-on-chip managing sensor polling, data preprocessing, low-power RTC wake-up, and burst UART transmission. Use Value: 0.60 μA STOP mode with RTC active extends 2×AA battery life beyond 5 years; BGO allows logging to data flash during sleep exit. |
| Home Appliance UI | Industrial PLC I/O Module |
Use Scenario: Touch-enabled microwave oven control panel with LED display, buzzer feedback, and safety interlock monitoring. IC Role / Device Role / Timing Role: Dedicated UI controller handling capacitive touch scanning (via ADC), driving buzzer (PCLBUZ), managing display SPI interface, and validating door switch inputs. Use Value: On-chip PCLBUZ timers eliminate external tone generator; key interrupt function enables immediate wake-from-HALT on button press. | Use Scenario: DIN-rail mounted digital I/O expansion module interfacing with 24 V sensors/actuators in factory automation. IC Role / Device Role / Timing Role: Protocol bridge translating Modbus RTU (UART) commands into GPIO/timer-controlled outputs and analog input reads. Use Value: 1.6–5.5 V operation tolerates brown-out conditions; ELC links UART RX events directly to GPIO toggle, minimizing latency in response-critical I/O. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104LJAFA#V0 | 64-pin LQFP, 192 KB flash, 20 KB RAM, same peripheral set and pin-compatible subset | Lower pin count and flash capacity; suitable for space-constrained designs with reduced I/O needs | Select when board layout requires smaller footprint and application firmware fits within 192 KB |
| R5F104MJAFB#V0 | 80-pin LFQFP (0.5 mm pitch), identical flash/RAM/peripherals, different mechanical package | Requires PCB redesign due to finer pitch and exposed pad; preferred for higher-density layouts or thermal management | Choose for improved thermal performance or when LFQFP is standardized across product family |
Compared with R5F104LJAFA#V0 and R5F104MJAFB#V0, the R5F104MJAFA#V0 offers optimal balance of I/O scalability (80 pins), memory headroom (256 KB flash), and LQFP manufacturability - making it ideal for next-generation industrial controllers where future firmware expansion and mixed-voltage peripheral integration are design priorities.
Availability
R5F104MJAFA#V0 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance UIs, and PLC I/O modules requiring stable component supply, long-term lifecycle assurance, and full traceability.
Supply support for R5F104MJAFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer applications demanding robust real-time performance, extended battery life, and seamless toolchain integration.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104MJAFA#V0?
The R5F104MJAFA#V0 operates up to 32 MHz with a typical active current of 66 μA per MHz at VDD = 3.3 V and TA = 25°C. At full speed, this yields ~2.1 mA total active current. Its ultra-low-power STOP mode draws only 0.60 μA while maintaining RTC and LVD functionality - critical for energy harvesting and battery-backed systems.
Does the R5F104MJAFA#V0 support LIN bus communication, and how is it implemented?
Yes, the R5F104MJAFA#V0 supports LIN 2.2 via its UART peripherals. It implements LIN using UART auto-synchronization, break detection, and checksum calculation in hardware - eliminating software overhead. The UART's built-in LIN mode handles frame timing, identifier filtering, and response generation, enabling reliable slave-node operation in automotive body electronics and industrial networks.
What is the flash memory organization and security capability of the R5F104MJAFA#V0?
The R5F104MJAFA#V0 contains 256 KB of on-chip code flash organized in 1 KB blocks. It supports flash security features including block erase/write prohibition and flash shield window configuration - preventing unauthorized readout or modification of protected regions. These mechanisms are enforced by dedicated hardware registers and require unlock sequences, meeting IEC 62443-3-3 requirements for secure firmware updates.
Can the R5F104MJAFA#V0 operate from a single 1.8 V supply, and what peripherals remain functional?
Yes, the R5F104MJAFA#V0 supports 1.6–5.5 V operation, including stable 1.8 V supply. At 1.8 V, all core functions, 10-bit ADC (with internal 1.45 V reference), RTC, low-speed timers, and most I/O (including 1.8 V-tolerant pins) remain fully operational. High-speed peripherals like 32 MHz operation and certain analog comparators are disabled below 2.4 V per datasheet limits.
How does the Event Link Controller (ELC) improve real-time performance in the R5F104MJAFA#V0?
The ELC in the R5F104MJAFA#V0 enables direct hardware triggering between 19–26 peripheral events - for example, linking an ADC conversion completion directly to a DMA transfer or a timer compare match to a GPIO toggle - without CPU or interrupt latency. This reduces jitter in time-critical tasks like motor commutation or sensor sampling, improves determinism, and lowers average CPU utilization by up to 30% in event-driven architectures.
R5F104MJAFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 64
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 24K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 17x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104MJAFA#V0 FAQ
1.How can I place an order for R5F104MJAFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104MJAFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104MJAFA#V0 reliable?
The price and inventory of R5F104MJAFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104MJAFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104MJAFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104MJAFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104MJAFA#V0?
R5F104MJAFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104MJAFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104MJAFA#V0?
For technical support, including R5F104MJAFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104MJAFA#V0 requirements.
6.How does Aetrix verify that R5F104MJAFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104MJAFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104MJAFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104MJAFA#V0?
All R5F104MJAFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104MJAFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104MJAFA#V0 part is unused and in its original packaging.
Return procedure for R5F104MJAFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104MJAFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

