Renesas R5F104PFAFA#30
- Part No.:
- R5F104PFAFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFAFA#30.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,949
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFAFA#30 from Renesas is a 100-pin LQFP-packaged RL78/G14 16-bit MCU with 96 KB flash, 5.5 KB RAM, and industrial-grade -40°C to +85°C operation. It integrates 16-bit Timer Array Unit (8 channels), 10-bit ADC (16 channels), UART/SPI/I²C interfaces, RTC, and ultra-low-power HALT/STOP modes (0.60 μA RTC+LVD). Used in motor control subsystems requiring deterministic timing and low standby consumption.
For engineers reviewing the R5F104PFAFA#30 datasheet, R5F104PFAFA#30 pinout, R5F104PFAFA#30 application, or R5F104PFAFA#30 equivalent, key selection criteria include its 100-pin LQFP-0.65mm package, 96 KB code flash with data flash shield window, 16-channel 10-bit ADC with internal reference, and support for LIN-bus UART channels in industrial temperature grade.
Technical Context
The R5F104PFAFA#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz) to 30.5 µs (32.768 kHz). It features Event Link Controller (ELC) for hardware-triggered peripheral chaining and Data Transfer Controller (DTC) with block/chain transfer modes activated by 19–26 event sources.
Power management includes on-chip POR, 14-level LVD with interrupt/reset options, and three low-power modes: HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active), and SNOOZE. Clocking supports high-accuracy ±1.0% on-chip oscillator (1–64 MHz) and external crystal (32.768 kHz to 20 MHz).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash with 1 KB block erase, security lock, and boot swapping |
| Data Flash | 4 KB background operation (BGO) flash, 1M rewrite cycles, VDD = 1.8–5.5 V |
| RAM | 5.5 KB on-chip RAM, including dedicated areas for flash library (FE900H) |
| ADC | 10-bit resolution, 16 analog inputs, internal 1.45 V reference and temperature sensor |
| Timers | Timer Array Unit (TAU) with 8 channels, 12-bit interval timer, RTC with calendar/alarm |
| Serial Interfaces | 3 UART/LIN channels, 3 CSI (SPI-compatible) channels, 4 I²C/simplified I²C channels |
| Operating Temp | -40°C to +85°C (industrial D-grade), 1.6–5.5 V supply range |
Pinout & Package
Package: 100-pin LQFP (14 × 20 mm, 0.65 mm pitch), lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | GPIO / Analog Input / UART TX/RX | Primary UART1 interface with TRGCLKA/B for trace clock; supports TI00/TO00 timer functions |
| P10–P15 | Multi-function Serial I/O | CSI1 (SCK11/SDA11/SO11), UART2 (TxD2/RxD2), TRDIOx for touch sensing, SCL20/SCK20 for I²C/SPI |
| P30–P31 | Interrupt / Timer / Buzzer | INTP3 for RTC1HZ output; TI03/TO03 for PWM generation; PCLBUZ0 for programmable buzzer drive |
| P60–P61 | I²C Interface | SCLA0/SDAA0 - dedicated hardware I²C bus with clock stretching and arbitration support |
| P121–P124 | Crystal Oscillator | X1/X2 for 32.768 kHz RTC crystal; XT1/XT2 for main system crystal up to 20 MHz |
| RESET, REGC, VDD, VSS | Power & Reset | Active-low RESET with internal pull-up; REGC requires 0.47–1 µF capacitor to VSS for regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-Low-Power STOP Mode | 0.60 μA current draw with RTC and LVD active-enables battery-powered operation for >10 years |
| Background Data Flash Rewrite | BGO allows full CPU execution from flash while rewriting 4 KB data flash-no firmware interruption required |
| Hardware Event Linking (ELC) | 19–26 peripheral events directly trigger actions (e.g., ADC conversion start → DMA transfer) without CPU intervention |
| On-Chip Debug & Security | Full on-chip debug via TOOL0/TOOLRxD/TOOLTxD pins; flash block erase/write prohibition prevents unauthorized access |
| LIN-Bus UART Support | Dedicated UART channels with automatic sync-break detection and checksum generation for automotive body electronics compliance |
| Temperature Sensor Integration | On-die temperature sensor with calibration data stored in ROM-enables self-monitoring without external components |
Applications
| Motor Control Subsystem | Industrial HMI Panel |
|---|---|
Use Scenario: Brushless DC motor commutation with real-time current sensing and thermal monitoring. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, sampling 16-channel ADC at 100 kSPS, generating 3-phase PWM via TAU, and managing LIN communication to master ECU. Use Value: 96 KB flash accommodates safety-certified motor control stack; STOP mode enables rapid wake-on-fault with sub-10 µs latency. | Use Scenario: Local operator interface with capacitive touch overlay, display backlight control, and sensor data logging. IC Role / Device Role / Timing Role: Touch coordinator using TRDIO channels for mutual capacitance scanning; RTC-timestamped SD card writes via SPI; UART bridge to host PLC. Use Value: Integrated 10-bit ADC and temperature sensor eliminate external signal conditioning; 4 KB data flash stores 10,000+ timestamped events with wear leveling. |
| Smart Energy Meter | Building Automation Node |
Use Scenario: DIN-rail mounted meter measuring voltage/current harmonics and communicating via RS-485/LIN. IC Role / Device Role / Timing Role: Signal acquisition engine synchronizing 16-channel ADC to line cycle via RTC alarm; UART handles DLMS/COSEM protocol over isolated RS-485 transceiver. Use Value: ±1.0% on-chip oscillator accuracy meets IEC 62053-21 Class 0.5 timing requirements; 1.6–5.5 V operation supports wide-input auxiliary power supplies. | Use Scenario: HVAC zone controller interfacing with thermostats, valve actuators, and CO₂ sensors via I²C and PWM. IC Role / Device Role / Timing Role: Peripheral hub managing 4 I²C buses (sensors/EEPROMs), 3 PWM outputs (fan speed, valve position), and 3 UARTs (BACnet MS/TP, Modbus RTU, debug console). Use Value: ELC links temperature readings to fan PWM updates in hardware-reducing CPU load by 42% vs. polling-based implementation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104GFAFA#30 | Same 100-pin LQFP package, but 128 KB flash, 16 KB RAM, and 48 KB max RAM option | Supports larger firmware images (e.g., OTA update stacks) and more complex real-time tasks | Select when future firmware expansion headroom or additional RAM for buffer-intensive protocols (e.g., TLS handshake) is required |
| R5F104LEAFA#30 | Same 100-pin LQFP, 32 KB flash, 4 KB RAM, reduced peripheral count (e.g., only 2 UARTs) | Targeted for cost-sensitive, function-limited nodes where full 96 KB flash is unused | Choose for fixed-function devices with static firmware and minimal communication needs to reduce BOM cost |
Compared with R5F104GFAFA#30 and R5F104LEAFA#30, the R5F104PFAFA#30 delivers optimal balance of memory (96 KB flash/5.5 KB RAM), industrial temperature rating, and full peripheral set-including 3 UART/LIN, 4 I²C, and 16-channel ADC-making it ideal for mid-tier industrial controllers where feature completeness and longevity matter more than raw capacity or minimal cost.
Availability
R5F104PFAFA#30 is available at Aetrix Electronics and suitable for motor control subsystems, industrial HMI panels, smart energy meters, and building automation nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F104PFAFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 family targets general-purpose industrial and consumer applications demanding ultra-low power, robust peripheral integration, and long-term supply assurance-designed specifically for cost-sensitive, battery-aware, and thermally constrained embedded systems.
FAQ
What is the maximum operating frequency and corresponding power consumption of the R5F104PFAFA#30?
The R5F104PFAFA#30 operates up to 32 MHz with a typical active current of 66 μA/MHz. At full 32 MHz with all peripherals enabled, total supply current is approximately 2.1 mA (VDD = 3.3 V, TA = 25°C). In STOP mode with RTC and LVD active, it draws just 0.60 μA-verified per R01DS0053EJ0370 Rev. 3.70 Section 1.1.
Does the R5F104PFAFA#30 support LIN bus communication, and which UART channels implement it?
Yes, the R5F104PFAFA#30 supports LIN bus communication on UART channels 0, 1, and 2. Each channel includes hardware sync-break detection, checksum generation (classic and enhanced), and automatic response handling per LIN 2.2A specification. Configuration is done via the serial array unit (SAU) registers as documented in Section 24.3 of R01DS0053EJ0370.
What is the purpose of the REGC pin on the R5F104PFAFA#30, and what capacitor value is required?
The REGC pin stabilizes the internal voltage regulator for the digital core. It must be connected to VSS via a 0.47 µF to 1.0 µF ceramic capacitor-0.68 µF is recommended per Renesas layout guidelines. Failure to install this capacitor causes unstable reset behavior and potential flash corruption during programming, as specified in Section 1.3.6 Pin Configuration and Section 17.2 Power Supply Circuit Design.
How many analog input channels does the R5F104PFAFA#30 support, and are internal references available?
The R5F104PFAFA#30 supports 16 analog input channels (ANI0–ANI15) with 10-bit resolution. It includes an internal 1.45 V reference voltage source and an on-die temperature sensor-both accessible via dedicated ADC channels (AVREFP/AVREFM and ANI19). These eliminate need for external references in most sensor interface designs per Section 21.2 ADC Electrical Characteristics.
Can the R5F104PFAFA#30 perform flash self-programming while executing code from flash memory?
Yes, the R5F104PFAFA#30 supports flash self-programming with background operation (BGO). Code can execute from flash while rewriting data flash (4 KB) or performing block erase/write on code flash-using the flash self-programming library (FSPL) with RAM usage starting at address FE900H. This enables safe firmware updates without halting real-time tasks, as confirmed in Section 1.1 "Data Flash Memory" and R20UT2944 documentation.
R5F104PFAFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFAFA#30 FAQ
1.How can I place an order for R5F104PFAFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFAFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFAFA#30 reliable?
The price and inventory of R5F104PFAFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFAFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104PFAFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFAFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFAFA#30?
R5F104PFAFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFAFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFAFA#30?
For technical support, including R5F104PFAFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFAFA#30 requirements.
6.How does Aetrix verify that R5F104PFAFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104PFAFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFAFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104PFAFA#30?
All R5F104PFAFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFAFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFAFA#30 part is unused and in its original packaging.
Return procedure for R5F104PFAFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFAFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

