Renesas R5F104PFAFA#V0
- Part No.:
- R5F104PFAFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFAFA#V0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,290
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFAFA#V0 from Renesas is a 100-pin LQFP-packaged RL78/G14 16-bit microcontroller with 96 KB flash, 4 KB data flash, and 5.5 KB RAM, operating from 1.6–5.5 V at -40 to +85°C (A-grade), featuring ultra-low-power operation (66 μA/MHz active, 0.60 μA RTC+LVD), 32 MHz max CPU speed (44 DMIPS), and integrated peripherals including 10-bit ADC (16 channels), UART/LIN (4 channels), I²C (4 channels), and 12-bit RTC.
For engineers reviewing the R5F104PFAFA#V0 datasheet, R5F104PFAFA#V0 pinout, R5F104PFAFA#V0 application, or R5F104PFAFA#V0 equivalent, key selection considerations include its A-grade industrial temperature rating, 100-pin 0.65 mm pitch LQFP package, 96 KB code flash with self-programming and security lock, and support for background data flash rewriting (BGO) at full VDD range (1.8–5.5 V).
Technical Context
The R5F104PFAFA#V0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 µs @ 32 MHz to 30.5 µs @ 32.768 kHz). It integrates an Event Link Controller (ELC) enabling direct peripheral-to-peripheral event triggering without CPU intervention, and a Data Transfer Controller (DTC) supporting block, repeat, and chain transfer modes activated by 19–26 interrupt sources.
Power management includes HALT, STOP, and SNOOZE low-power modes, on-chip POR and 14-level LVD, and a high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable). Peripheral integration covers 8–20-channel 10-bit ADC with internal 1.45 V reference and temperature sensor, dual 8-bit DAC outputs (0–VDD), and up to two comparator channels with window/high-speed/low-speed modes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Clock Speed | 32 MHz (44 DMIPS); supports ultra-low-speed 32.768 kHz subsystem clock for RTC/LVD-only operation |
| Memory | 96 KB code flash (1 KB blocks), 4 KB data flash (1M rewrite cycles), 5.5 KB RAM |
| ADC | 10-bit resolution, 16 analog inputs, internal 1.45 V reference, integrated temperature sensor |
| Serial Interfaces | 4 × UART/LIN, 4 × I²C, 3–8 × CSI (SPI-compatible), all configurable via peripheral I/O redirection registers |
| Timers | 8–12 × 16-bit timers (TAU/TIMER RJ/RD/RG), 1 × 12-bit interval timer, 1 × calendar RTC (99-year), 1 × watchdog |
| Supply & Temp | 1.6–5.5 V operation; -40 to +85°C ambient (A-grade consumer/industrial) |
Pinout & Package
Package: 100-pin LQFP, 14 × 20 mm, 0.65 mm pitch, plastic body with exposed thermal pad (PLQP0100JC-A code).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / Analog input / UART TX/RX | Primary serial interface for debug/communication; supports TTL input buffer and on-chip pull-up |
| P10–P17 | Multi-function I/O / CSI/I²C/UART/SPI signals | Configurable peripheral I/O via PIOR0/1 registers; enables flexible interface mapping without PCB change |
| P30–P31 | Interrupt inputs / Timer I/O / RTC1HZ / TRJO/TRJIO | Dedicated real-time clock output and JTAG trace I/O; supports key interrupt wake-up from STOP mode |
| P60–P61 | I²C bus pins (SCLA0/SDAA0) | Hardware I²C master/slave interface with built-in arbitration and clock stretching support |
| P121–P122 | Crystal oscillator inputs (X1/X2) | Supports external 32.768 kHz crystal for RTC accuracy or 1–20 MHz crystal for main clock |
| RESET | Active-low reset input | Accepts external reset signal; internally synchronized to avoid metastability in low-power modes |
| REGC | Regulator bypass capacitor terminal | Requires 0.47–1 µF capacitor to VSS for stable internal voltage regulator operation |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power HALT/STOP/SNOOZE modes | Enables battery-powered operation down to 0.60 μA (RTC + LVD only), extending runtime in energy-constrained systems |
| Background data flash rewriting (BGO) | Allows concurrent program execution and data flash updates-critical for firmware-over-the-air (FOTA) and logging applications |
| Peripheral I/O redirection (PIOR0/1) | Permits dynamic remapping of UART, I²C, and timer functions to alternate pins-reducing PCB layout constraints and design iterations |
| On-chip debug with flash shield window | Supports secure in-circuit debugging while preventing unauthorized access to flash contents during development and field deployment |
| 14-level voltage detector (LVD) | Provides programmable brown-out detection and reset/interrupt generation across wide VDD range-ensuring robust operation under fluctuating supply conditions |
Applications
| Smart Home Sensor Hub | Industrial PLC I/O Module |
|---|---|
Use Scenario: Centralized environmental monitoring node aggregating temperature, humidity, and motion data from multiple sensors via I²C and UART. IC Role / Device Role / Timing Role: Main system controller executing sensor fusion algorithms, managing wireless uplink, and maintaining accurate time-stamped logs using integrated RTC and BGO-capable data flash. Use Value: 96 KB flash accommodates protocol stacks (Zigbee/Thread), 10-bit ADC ensures precise sensor readings, and 0.60 μA STOP mode extends battery life beyond 5 years in intermittent reporting mode. | Use Scenario: DIN-rail mounted digital input/output expansion module interfacing with legacy 24 V DC field devices in factory automation. IC Role / Device Role / Timing Role: Real-time I/O coordinator handling opto-isolated inputs, driving relay drivers, and synchronizing with main PLC via UART/LIN with deterministic latency. Use Value: 4 × UART/LIN channels enable multi-drop fieldbus communication; 16-channel ADC monitors analog process signals; ELC eliminates CPU overhead for input-triggered output responses. |
| White Goods Control Board | Medical Portable Monitor |
Use Scenario: Main control unit in washing machine or refrigerator managing motor drives, user interface, and safety interlocks. IC Role / Device Role / Timing Role: Safety-critical supervisor executing fault detection (LVD, watchdog), controlling buzzer/PWM outputs, and logging error events to protected data flash. Use Value: On-chip BCD correction simplifies display driver logic; 14-level LVD detects gradual power degradation; flash security prevents tampering with safety firmware. | Use Scenario: Battery-powered vital signs monitor acquiring ECG, SpO₂, and temperature data for clinical-grade trending. IC Role / Device Role / Timing Role: Low-noise analog front-end controller digitizing biopotentials via 10-bit ADC with internal reference, storing timestamped waveforms in data flash, and transmitting via UART to host. Use Value: Integrated temperature sensor calibrates ADC offset drift; 66 μA/MHz active current minimizes heat generation near patient; RTC maintains clinical audit trail with calendar accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGFAFA#V0 | Same package and pinout; 128 KB flash, 8 KB data flash, 12 KB RAM | Higher memory capacity supports larger protocol stacks or extended data logging | Select when firmware size exceeds 96 KB or long-term waveform storage requires >4 KB data flash |
| R5F104PFAFB#V0 | Same flash/RAM specs; 100-pin LFQFP (0.5 mm pitch) instead of LQFP (0.65 mm) | Denser PCB layout possible; requires different land pattern and stencil design | Select for space-constrained designs where 0.5 mm pitch footprint is preferred and assembly capability exists |
Compared with R5F104PGFAFA#V0 and R5F104PFAFB#V0, the R5F104PFAFA#V0 provides optimal balance of memory headroom, thermal performance (larger LQFP pad area), and standard 0.65 mm pitch manufacturability-making it ideal for cost-sensitive industrial and appliance applications requiring proven yield and long-term supply stability.
Availability
R5F104PFAFA#V0 is available at Aetrix Electronics and suitable for smart home hubs, industrial I/O modules, and white goods control boards requiring stable component supply, long lifecycle support, and A-grade industrial temperature compliance.
Supply support for R5F104PFAFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications-emphasizing energy efficiency, peripheral flexibility, and secure firmware update capability.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104PFAFA#V0?
The R5F104PFAFA#V0 operates at a maximum frequency of 32 MHz, delivering 44 DMIPS (Dhrystone MIPS) performance. This is achieved using the high-speed on-chip oscillator with ±1.0% accuracy across 1.8–5.5 V and -20 to +85°C. The RL78 CPU core's 3-stage pipeline and optimized instruction set enable this throughput while maintaining ultra-low power consumption (66 μA/MHz).
Does the R5F104PFAFA#V0 support background data flash rewriting (BGO), and what are the voltage requirements?
Yes, the R5F104PFAFA#V0 supports background data flash rewriting (BGO), allowing program execution from code flash while simultaneously erasing or programming data flash. Rewriting is guaranteed across the full VDD range of 1.8–5.5 V, with a typical endurance of 1,000,000 write cycles. This capability is essential for reliable firmware updates and non-volatile data logging in field-deployed R5F104PFAFA#V0 systems.
What package type and pin count does the R5F104PFAFA#V0 use, and what is its Renesas code?
The R5F104PFAFA#V0 uses a 100-pin LQFP package with 0.65 mm pitch and 14 × 20 mm body size, identified by Renesas code PLQP0100JC-A. The "FA" in the part number denotes LQFP (0.65 mm pitch), and "#V0" specifies tray packaging. This package provides robust thermal performance and standard surface-mount compatibility for industrial and appliance applications.
How many analog input channels and what ADC resolution does the R5F104PFAFA#V0 provide?
The R5F104PFAFA#V0 integrates a 10-bit successive-approximation ADC with up to 16 analog input channels (ANI0–ANI19, excluding reserved pins). It includes an internal 1.45 V reference voltage and an on-chip temperature sensor, enabling accurate sensor measurements without external references. Input voltage range is 0 to VDD, supporting direct connection to resistive sensors and conditioned analog signals.
What serial communication interfaces are available on the R5F104PFAFA#V0, and how are they configured?
The R5F104PFAFA#V0 provides 4 UART/LIN channels, 4 I²C channels, and 3–8 CSI (SPI-compatible) channels. All interfaces are implemented in hardware and configurable via peripheral I/O redirection registers (PIOR0/1), allowing dynamic assignment of functions like SDA/SCL or TX/RX to multiple pin groups-enabling flexible board layout and reuse of the same R5F104PFAFA#V0 across variants with differing peripheral routing needs.
R5F104PFAFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Discontinued at Digi-Key
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFAFA#V0 FAQ
1.How can I place an order for R5F104PFAFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFAFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFAFA#V0 reliable?
The price and inventory of R5F104PFAFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFAFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104PFAFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFAFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFAFA#V0?
R5F104PFAFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFAFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFAFA#V0?
For technical support, including R5F104PFAFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFAFA#V0 requirements.
6.How does Aetrix verify that R5F104PFAFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104PFAFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFAFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104PFAFA#V0?
All R5F104PFAFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFAFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFAFA#V0 part is unused and in its original packaging.
Return procedure for R5F104PFAFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFAFA#V0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

