Renesas R5F104PFAFA#X0
- Part No.:
- R5F104PFAFA#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFAFA#X0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,374
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFAFA#X0 from Renesas is a 100-pin LQFP-0.65mm, 96 KB flash, 12 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with true low-power operation (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in industrial sensor nodes and battery-powered control systems.
For engineers reviewing the R5F104PFAFA#X0 datasheet, R5F104PFAFA#X0 pinout, R5F104PFAFA#X0 application, or R5F104PFAFA#X0 equivalent, key selection criteria include its 100-pin LQFP package, 96 KB code flash with data flash, integrated RTC + LVD, and support for LIN-capable UART, I²C, and CSI interfaces in extended temperature (−40 to +85°C) industrial applications.
Technical Context
The R5F104PFAFA#X0 implements the RL78 CPU core with CISC architecture, 3-stage pipeline, and configurable instruction timing (0.03125 μs @ 32 MHz to 30.5 μs @ 32.768 kHz). It integrates a 12-bit interval timer, calendar RTC with alarm/correction, and watchdog timer using a dedicated low-speed oscillator.
Peripheral integration includes up to 12-channel 16-bit Timer Array Unit (TAU), 8–20-channel 10-bit A/D converter with internal 1.45 V reference and temperature sensor, two 8-bit D/A channels, and event-driven peripheral control via Event Link Controller (ELC) supporting 19–26 event types.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash / Data Flash | 96 KB code flash (1 KB blocks), 4 KB data flash with 1M rewrite cycles and background operation |
| RAM | 12 KB on-chip RAM, including areas reserved for flash library use (start address FE900H) |
| Supply & Power | 1.6–5.5 V operation; 66 μA/MHz active current; 0.60 μA in RTC+LVD-only STOP mode |
| ADC / DAC | 10-bit A/D converter, 20-channel analog input, internal 1.45 V reference, temperature sensor; dual 8-bit D/A outputs (0–VDD) |
| Timers & Clock | RTC with calendar (99-year range), alarm, clock correction; 12-bit interval timer; high-accuracy on-chip oscillator (±1.0% from 1.8–5.5 V) |
| Serial Interfaces | 3–4 UART/LIN channels, 4–10 I²C/simplified I²C channels, 3–8 CSI (SPI-compatible) channels |
Pinout & Package
Package: 100-pin LQFP (14 × 20 mm, 0.65 mm pitch), RoHS-compliant, rated for −40 to +85°C industrial operation (A-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / UART1 TX/RX | Primary serial interface for host communication; supports TTL-level I/O and different-potential interfacing (1.8/2.5/3 V) |
| P10–P15 | I²C/SPI/UART peripheral pins | Configurable multi-function pins for CSI (SPI), I²C (SCL/SDA), and UART (TxD2/RxD2/SCK20/SCL20) |
| P121–P122 | Crystal oscillator inputs | Support external 32.768 kHz crystal for RTC accuracy or high-frequency crystal up to 20 MHz |
| P137 | INTP0 interrupt input | Dedicated external interrupt pin for wake-up or event capture with priority control |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; compatible with external reset ICs or power-on-reset sequencing |
| VDD / VSS | Power supply pins | Single 1.6–5.5 V supply; decoupling required per datasheet layout guidelines (REGC capacitor 0.47–1 μF to VSS) |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power STOP mode | 0.60 μA retention with RTC + LVD active enables multi-year battery life in metering and sensor edge devices |
| Self-programmable flash | Boot-swap and flash shield window functions allow secure firmware updates without external programmer |
| Background data flash rewrite | Execute code from main flash while rewriting data flash-enables real-time logging without interruption |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining eliminates CPU overhead for time-critical signal conditioning and response |
| Integrated temperature sensor | On-die sensor calibrated for ±2°C accuracy over −40 to +85°C, usable for thermal compensation without external components |
Applications
| Industrial Sensor Node | Smart Energy Meter |
|---|---|
Use Scenario: Battery-powered environmental monitoring node measuring temperature, humidity, and voltage with periodic wireless upload. IC Role / Device Role: Main system controller managing sensor acquisition, RTC-timed sampling, low-power state transitions, and UART-based modem interface. Use Value: 0.60 μA STOP mode extends 2xAA battery life beyond 5 years; integrated temperature sensor and 10-bit ADC reduce BOM cost by eliminating discrete sensing elements. | Use Scenario: DIN-rail mounted electricity meter requiring tamper detection, pulse counting, and secure firmware update capability. IC Role / Device Role: Primary MCU handling metrology interface (pulse inputs), LCD driver control, secure boot, and LIN/UART communication to HMI or concentrator. Use Value: Data flash with 1M rewrite cycles enables lifetime energy log storage; flash shield window prevents unauthorized firmware modification during field updates. |
| Home Appliance Control | Factory Automation I/O Module |
Use Scenario: Washing machine main control board managing motor drive signals, water level sensing, user interface, and safety interlocks. IC Role / Device Role: Real-time deterministic controller coordinating PWM outputs, analog sensor reads (NTC, pressure), and fault-safe shutdown logic. Use Value: 16-bit TAU timers provide precise motor phase control; LVD interrupt at 14 selectable thresholds ensures graceful shutdown during brown-out conditions. | Use Scenario: Modular digital I/O expansion unit for PLC systems, accepting 24 V DC inputs and driving relay/SSR outputs with diagnostics. IC Role / Device Role: Interface processor handling opto-isolated input sampling, output state management, CAN/LIN communication, and watchdog supervision. Use Value: ELC-triggered ADC sampling synchronizes with input filter timing; multiple UART channels support simultaneous debug port and fieldbus interface without CPU polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGFAFA#X0 | Same 100-pin LQFP package, 128 KB flash, 16 KB RAM, identical peripherals and pinout | Higher flash/RAM supports larger protocol stacks (e.g., full Modbus TCP) or dual-application partitioning | Select when firmware size exceeds 96 KB or additional RAM is needed for buffering or RTOS tasks |
| R5F104PFAFB#X0 | Same 96 KB flash/12 KB RAM, but in 100-pin LFQFP (0.5 mm pitch); pin-compatible except for mechanical footprint | Requires PCB redesign due to smaller pad pitch and thinner profile; suited for space-constrained industrial modules | Choose only if board area is critical and re-layout is acceptable; verify thermal performance under same ambient conditions |
Compared with R5F104PGFAFA#X0, this part trades flash headroom for cost-sensitive designs; compared with R5F104PFAFB#X0, it offers easier assembly and thermal margin at the expense of board density-making R5F104PFAFA#X0 optimal for mid-volume industrial control where manufacturability and reliability outweigh miniaturization.
Availability
R5F104PFAFA#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, smart energy meters, and home appliance control systems requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for R5F104PFAFA#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers ultra-low-power 16-bit MCUs optimized for cost-sensitive industrial and consumer control applications requiring robust peripheral integration and long battery life.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104PFAFA#X0?
The R5F104PFAFA#X0 operates at up to 32 MHz with a verified performance of 44 DMIPS. This metric is measured using the EEMBC CoreMark benchmark and reflects real-world throughput for control-loop and signal-processing workloads typical in industrial firmware. The RL78 core achieves this with its 3-stage pipeline and optimized instruction set, not peak theoretical clock rate alone.
Does the R5F104PFAFA#X0 support LIN bus communication, and which UART channel provides it?
Yes, the R5F104PFAFA#X0 supports LIN bus communication on UART channels 0, 1, and 2. Specifically, UART0 (pins P50/P51) and UART1 (P00/P01) include LIN break-detection and sync-byte handling in hardware, enabling compliant slave-node implementation without software bit-banging. The R5F104PFAFA#X0 datasheet confirms LIN functionality across all three UART modules.
What is the flash memory organization and security capability of the R5F104PFAFA#X0?
The R5F104PFAFA#X0 contains 96 KB of code flash organized in 1 KB blocks, with hardware-level prohibition of block erase and rewriting to prevent unauthorized firmware modification. It also supports self-programming with boot-swap and flash shield window features-allowing secure field updates while protecting critical bootloader sections. These capabilities are confirmed in the R5F104PFAFA#X0 functional specification and security chapter.
Can the R5F104PFAFA#X0 operate from a 1.8 V supply, and what peripherals remain functional at that voltage?
Yes, the R5F104PFAFA#X0 operates across 1.6–5.5 V, including 1.8 V. At 1.8 V, all core functions, 10-bit ADC (with internal 1.45 V reference), RTC, LVD, and most I/O (including 1.8 V tolerant pins) remain fully operational. However, high-speed on-chip oscillator accuracy degrades slightly (±2.0% vs. ±1.0% at 3.3 V), and CSI/SPI max speed is reduced-details are specified in the R5F104PFAFA#X0 electrical characteristics table.
How does the Event Link Controller (ELC) improve real-time performance in the R5F104PFAFA#X0?
The ELC in the R5F104PFAFA#X0 enables direct hardware linking of 19–26 peripheral events (e.g., timer overflow → ADC trigger → DMA transfer), eliminating CPU intervention and interrupt latency. For example, a TAU timer match can autonomously initiate an ADC conversion and store result to RAM via DTC-all within one clock cycle of the trigger. This deterministic behavior is documented in the R5F104PFAFA#X0 ELC section and verified in application notes AN2657 and R01AN2657.
R5F104PFAFA#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFAFA#X0 FAQ
1.How can I place an order for R5F104PFAFA#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFAFA#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFAFA#X0 reliable?
The price and inventory of R5F104PFAFA#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFAFA#X0 is usually 5 days.
3.What payment methods are accepted for R5F104PFAFA#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFAFA#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFAFA#X0?
R5F104PFAFA#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFAFA#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFAFA#X0?
For technical support, including R5F104PFAFA#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFAFA#X0 requirements.
6.How does Aetrix verify that R5F104PFAFA#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104PFAFA#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFAFA#X0 meets industry standards.
7.What is the process for return or replacement of R5F104PFAFA#X0?
All R5F104PFAFA#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFAFA#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFAFA#X0 part is unused and in its original packaging.
Return procedure for R5F104PFAFA#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFAFA#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

