Renesas R5F104PFAFB#30
- Part No.:
- R5F104PFAFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFAFB#30.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:630
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFAFB#30 from Renesas is a 100-pin LFQFP (0.5 mm pitch), 96 KB flash, 5.5 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), used in battery-powered industrial sensors and smart metering interfaces.
For engineers reviewing the R5F104PFAFB#30 datasheet, R5F104PFAFB#30 pinout, R5F104PFAFB#30 application, or R5F104PFAFB#30 equivalent, key selection criteria include its 100-pin LFQFP-0.5 mm package, 96 KB code flash + 4 KB data flash, integrated 10-bit 20-channel ADC, dual UART/LIN support, and real-time clock with calendar function for time-stamped sensor logging.
Technical Context
The R5F104PFAFB#30 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed oscillator) to 30.5 µs (32.768 kHz subsystem clock). It integrates a Data Transfer Controller (DTC) for autonomous memory transfers triggered by 19–26 event sources via the Event Link Controller (ELC).
Its peripheral set includes eight 16-bit timer channels (TAU, RJ, RD, RG), one 12-bit interval timer, one real-time clock with 99-year calendar and alarm, one watchdog timer, and up to ten I²C/Simplified I²C channels - all configurable via peripheral I/O redirection registers (PIOR0/1) for flexible pin assignment.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and multiply/divide/accumulate instructions |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS; supports dynamic clock switching between 1–64 MHz on-chip oscillator |
| Flash Memory | 96 KB code flash (1 KB block size) + 4 KB data flash with background operation (BGO) and 1M rewrite cycles |
| RAM | 5.5 KB on-chip RAM - includes dedicated areas for flash library use (start address FE900H) |
| ADC | 10-bit resolution, 20-channel SAR ADC with internal 1.45 V reference and temperature sensor |
| Timers | Eight 16-bit timer channels (TAU/RJ/RD/RG), one 12-bit interval timer, one RTC with calendar/alarm/correction |
| Serial Interfaces | Three UART/LIN channels, four I²C/simplified I²C channels, three CSI (SPI-compatible) channels |
| Supply Range | 1.6 V to 5.5 V - enables direct interface with 1.8/2.5/3.0 V logic and single-supply battery operation |
Pinout & Package
Package: 100-pin LFQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / Analog input (ANI16–17) / UART1 TX/RX | Configurable as digital I/O, 10-bit ADC inputs, or full-duplex UART1 interface with TRGCLK timing control |
| P10–P15 | Multi-function serial interface pins (SCK11/SDA11/SO20/etc.) | Support simultaneous CSI, I²C, and UART functions; pin roles dynamically assigned via PIOR0/1 registers |
| P30–P31 | Interrupt/timer I/O (INTP3/INTP4, TI03/TO03, PCLBUZ0) | Enable hardware-triggered capture/compare, external interrupt wake-up, and programmable buzzer output without CPU load |
| P60–P61 | I²C bus interface (SCLA0/SDAA0) | Dedicated open-drain I²C pins with internal pull-up option; support standard/fast-mode (100/400 kHz) communication |
| P121–P122 | Crytal oscillator inputs (X1/X2) | Support external 32.768 kHz crystal for RTC accuracy or high-frequency crystals up to 20 MHz for main system clock |
| RESET, REGC, VDD, VSS | Power/reset management | REGC requires 0.47–1 µF capacitor to VSS for stable on-chip regulator operation; RESET is Schmitt-triggered with POR/LVD |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT/STOP/SNOOZE modes | Enables sub-µA sleep current (0.60 µA RTC+LVD only) for multi-year battery life in remote sensing nodes |
| On-chip debug with flash shield window | Allows secure firmware updates in field-deployed devices without exposing full flash contents during programming |
| Background data flash rewriting (BGO) | Permits concurrent program execution and non-volatile parameter storage - critical for adaptive calibration in industrial controllers |
| Event Link Controller (ELC) | Eliminates CPU polling/interrupt latency by directly linking 19–26 peripheral events (e.g., ADC EOC → DTC trigger → RAM store) |
| Dual UART with LIN physical layer support | Enables native LIN 2.2 communication for automotive body electronics or industrial actuator networks without external transceivers |
| Peripheral I/O redirection (PIOR0/1) | Allows runtime remapping of serial, timer, and interrupt functions to alternate pins - simplifies PCB layout and design reuse |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Time-of-use energy measurement with tamper detection and wireless reporting. IC Role / Device Role / Timing Role: Main controller executing metrology algorithms, managing RTC-calendar timestamping, and driving RS-485/LIN communication. Use Value: Integrated 10-bit 20-channel ADC samples voltage/current transformers; 96 KB flash stores tariff tables and firmware updates; RTC ensures accurate billing intervals. | Use Scenario: Wireless temperature/humidity/pressure node in factory automation with 10-year battery life. IC Role / Device Role / Timing Role: Low-power sensor hub aggregating analog/digital inputs, performing local preprocessing, and scheduling BLE/Wi-SUN transmissions. Use Value: 0.60 µA STOP mode extends battery life; on-chip temperature sensor enables self-calibration; BGO allows logging sensor history during active RF transmission. |
| Home Appliance Control | Building HVAC Controller |
Use Scenario: Washing machine main board managing motor drive, water level, and user interface. IC Role / Device Role / Timing Role: Real-time motor control coordinator interfacing with triac drivers, touch panel, and display. Use Value: Eight 16-bit timers enable precise PWM generation for inverter-driven motors; 5.5 KB RAM buffers UI state and fault logs; LIN UART controls door lock and detergent dispenser modules. | Use Scenario: Zone-based HVAC controller regulating fan speed, valve position, and air quality sensors. IC Role / Device Role / Timing Role: Central decision engine processing CO₂/VOC readings, modulating actuators, and communicating via BACnet MS/TP over RS-485. Use Value: Dual UART supports simultaneous BACnet and local diagnostics; 20-channel ADC monitors multiple thermistors and pressure transducers; SNOOZE mode reduces idle power between sampling cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGAFB#30 | Same 100-pin LFQFP-0.5 mm package, but with 128 KB flash and 16 KB RAM | Better suited for applications requiring larger firmware (e.g., OTA update stack + encryption libraries) | Select when future firmware growth or enhanced data buffering is required; pin-compatible with identical footprint and power delivery |
| R5F104PHAFB#30 | Same package and memory (96 KB flash / 5.5 KB RAM), but rated for -40 to +105°C (G-grade) | Required for under-hood automotive or high-temperature industrial enclosures where ambient exceeds +85°C | Choose for extended temperature operation; identical functionality and pinout - no hardware redesign needed |
Compared with R5F104PFAFB#30, R5F104PGAFB#30 provides headroom for complex protocol stacks and data logging, while R5F104PHAFB#30 maintains identical feature set with guaranteed operation up to +105°C - enabling drop-in qualification in harsh environments without altering software or layout.
Availability
R5F104PFAFB#30 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, and home appliance control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F104PFAFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and energy-efficient embedded systems requiring rich analog integration and robust real-time control.
FAQ
What is the maximum operating frequency and power consumption of the R5F104PFAFB#30?
The R5F104PFAFB#30 operates up to 32 MHz with 44 DMIPS performance and achieves 66 μA/MHz active current. In STOP mode with only RTC and LVD enabled, it draws just 0.60 μA - verified per Renesas R01DS0053EJ0370 datasheet Section 1.1. This makes R5F104PFAFB#30 ideal for energy harvesting and coin-cell-powered applications where microamp-level sleep current is mandatory.
Does the R5F104PFAFB#30 support in-system programming and secure firmware updates?
Yes, the R5F104PFAFB#30 supports self-programming of both code and data flash memory with boot swapping and flash shield window protection. The flash shield window prevents unauthorized read-out of protected code regions during debugging or programming, and the on-chip debug interface enables field firmware updates without requiring external programmers. This capability is fully documented for R5F104PFAFB#30 in the RL78/G14 datasheet Section 1.1.
What serial communication interfaces are available on the R5F104PFAFB#30?
The R5F104PFAFB#30 integrates three UART/LIN channels, four I²C/simplified I²C channels, and three CSI (SPI-compatible) channels. All are accessible on its 100-pin LFQFP package with flexible pin assignment via peripheral I/O redirection registers (PIOR0/1). This allows concurrent use of UART for diagnostics, I²C for sensor communication, and CSI for display or memory expansion - confirmed in R01DS0053EJ0370 Table 1-1 and Section 1.1.
What is the ADC configuration of the R5F104PFAFB#30?
The R5F104PFAFB#30 features a 10-bit successive approximation register (SAR) ADC with up to 20 analog input channels, internal 1.45 V reference voltage, and integrated temperature sensor. It supports single- and continuous-conversion modes with programmable sample-and-hold timing. These specifications are fixed for the R5F104PFAFB#30 variant and match the RL78/G14 family's 10-bit ADC implementation detailed in Section 1.1 of R01DS0053EJ0370.
Is the R5F104PFAFB#30 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104PFAFB#30 shares identical 100-pin LFQFP-0.5 mm mechanical footprint and pinout with all other RL78/G14 parts using the FB suffix (e.g., R5F104PGAFB#30, R5F104PHAFB#30). Pin functions are consistent across this package group, and differences are limited to flash/RAM capacity and temperature grade - verified in Renesas ordering information Table 1-1 (Page 8) and pin configuration diagrams for 100-pin LFQFP.
R5F104PFAFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFAFB#30 FAQ
1.How can I place an order for R5F104PFAFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFAFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFAFB#30 reliable?
The price and inventory of R5F104PFAFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFAFB#30 is usually 5 days.
3.What payment methods are accepted for R5F104PFAFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFAFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFAFB#30?
R5F104PFAFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFAFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFAFB#30?
For technical support, including R5F104PFAFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFAFB#30 requirements.
6.How does Aetrix verify that R5F104PFAFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F104PFAFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFAFB#30 meets industry standards.
7.What is the process for return or replacement of R5F104PFAFB#30?
All R5F104PFAFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFAFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFAFB#30 part is unused and in its original packaging.
Return procedure for R5F104PFAFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFAFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

