Renesas R5F104PFAFB#X0
- Part No.:
- R5F104PFAFB#X0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFAFB#X0.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,900
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFAFB#X0 from Renesas is a 100-pin LFQFP, 0.5 mm pitch, industrial-grade (G) 16-bit RL78/G14 microcontroller with 96 KB flash, 4 KB data flash, 12 KB RAM, 1.6–5.5 V operation, and -40 to +105°C ambient range-designed for battery-powered industrial sensors and motor control interfaces requiring ultra-low power (66 μA/MHz) and integrated analog peripherals.
For engineers reviewing the R5F104PFAFB#X0 datasheet, R5F104PFAFB#X0 pinout, R5F104PFAFB#X0 application, or R5F104PFAFB#X0 equivalent, key selection criteria include its 100-pin LFQFP-0.5 mm package, 96 KB code flash with self-programming, 12-bit RTC with calendar, dual 8/10-bit ADC (20-channel), and hardware event linking via ELC for deterministic real-time response in constrained embedded systems.
Technical Context
The R5F104PFAFB#X0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (@32 MHz) to 30.5 μs (@32.768 kHz), and includes multiply/divide/accumulate instructions. Its memory subsystem integrates 96 KB on-chip flash (1 KB block size), 4 KB data flash with background operation (BGO), and 12 KB RAM.
Peripheral integration includes 10-channel serial interface support (3× CSI, 4× UART/LIN, up to 10× I²C), 12-channel 16-bit timer array (TAU), 12-bit interval timer, real-time clock with calendar/alarm, 20-channel 8/10-bit ADC with internal 1.45 V reference and temperature sensor, and Event Link Controller (ELC) enabling direct peripheral-to-peripheral signal routing without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @32 MHz |
| Flash Memory | 96 KB code flash (1 KB erase blocks); supports boot swap & flash shield window |
| Data Flash | 4 KB with background operation (BGO); 1M rewrite cycles; operates at VDD = 1.8–5.5 V |
| RAM | 12 KB on-chip SRAM; includes dedicated areas for flash library use (start address F9F00H) |
| ADC | 8/10-bit resolution, 20 input channels, internal 1.45 V reference, integrated temperature sensor |
| Operating Range | -40 to +105°C (G-grade industrial), 1.6–5.5 V supply voltage |
| Low-Power Modes | HALT (66 μA/MHz), STOP (0.60 μA with RTC+LVD active), SNOOZE mode for selective peripheral wake-up |
Pinout & Package
Package: 100-pin LFQFP, 14 × 14 mm, 0.5 mm pitch (Renesas code PLQP0100KE-A), lead-free, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / UART1 TX/RX | Configurable 8-bit ports with TTL input, N-ch open-drain option, and on-chip pull-up; support 1.8/2.5/3 V level shifting |
| P10–P17 | Multi-function serial I/O (CSI, UART, I²C, TRDIO) | Shared pins for up to 4 UART/LIN, 10 I²C, and 3 CSI channels; peripheral I/O redirection enables flexible pin assignment |
| P20–P27 | Analog inputs (ANI0–ANI7) / AVREFP/AVREFM | 20-channel ADC input group with dedicated analog reference pins; supports differential measurement and internal temperature sensing |
| P30–P31 | Interrupt timers / PCLBUZ0 / RTC1HZ | Four independent 16-bit timer inputs (TI00–TI03) with capture/compare; RTC output pin for 1 Hz timing reference |
| P60–P63 | I²C master/slave (SCLA0/SDAA0) / SSI00 | Dedicated I²C bus pins with slew-rate control; SSI00 supports synchronous serial interface for SPI-like protocols |
| P121–P124 | Crystal oscillator inputs (X1/X2) / external clock (XT1/XT2/EXCLKS) | Supports 32.768 kHz crystal for RTC and high-speed crystals up to 20 MHz; EXCLKS enables external clock injection |
| RESET / REGC / VDD / VSS | Reset control / regulator capacitor / power rails | On-chip POR and LVD with 14-level interrupt/reset selection; REGC requires 0.47–1 μF capacitor to VSS for stable internal regulator |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low power HALT mode | 66 μA/MHz active current enables >1-year battery life in intermittent-sensing applications |
| Background data flash rewriting | Allows firmware updates or parameter storage while executing code from main flash-no CPU stall required |
| Event Link Controller (ELC) | Eliminates CPU polling/interrupt latency by directly connecting 19–26 peripheral events (e.g., ADC EOC → DMA trigger) |
| Real-time clock with calendar | 99-year calendar, alarm, and auto-correction supports time-stamped logging without external RTC IC |
| Hardware CRC calculation unit | Accelerates firmware integrity checks and secure boot validation in safety-critical industrial firmware |
| On-chip BCD correction circuit | Reduces firmware overhead for decimal arithmetic in HMI, metering, and display driver applications |
Applications
| Industrial Sensor Node | Smart Motor Drive Interface |
|---|---|
Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and pressure over 10-year field deployment. IC Role / Device Role / Timing Role: Main system controller managing ADC sampling, RTC-based wakeup scheduling, low-power sleep transitions, and UART/LIN communication to gateway. Use Value: 0.60 μA STOP mode with RTC active extends coin-cell life beyond 5 years; integrated temperature sensor eliminates external component. | Use Scenario: Closed-loop BLDC motor controller with Hall-effect feedback, current sensing, and PWM generation. IC Role / Device Role / Timing Role: Real-time motion controller executing commutation logic, reading 20-channel ADC for phase currents, and generating synchronized 16-bit PWM outputs via TAU. Use Value: ELC links ADC end-of-conversion directly to TAU reload, achieving <1 μs jitter-free timing critical for torque ripple reduction. |
| Programmable Logic Controller (PLC) I/O Module | Energy Metering Front-End |
Use Scenario: DIN-rail mounted I/O expansion module with digital input debouncing, analog input scaling, and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Dedicated protocol processor handling UART framing, CRC calculation, and isolated I/O state management independent of main PLC CPU. Use Value: Hardware CRC unit offloads 100% of Modbus frame validation; 12 KB RAM accommodates dual firmware images for safe OTA updates. | Use Scenario: Class 0.5 smart electricity meter requiring precise voltage/current sampling, energy accumulation, and tamper detection. IC Role / Device Role / Timing Role: Metrology co-processor acquiring synchronized 10-bit ADC samples at 10 kSPS, computing RMS/active power, and storing billing data in protected data flash. Use Value: 4 KB data flash with 1M rewrite cycles stores 10+ years of hourly consumption logs; LVD interrupt detects brown-out for graceful shutdown and data preservation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGAFB#X0 | Same 100-pin LFQFP-0.5 mm package; 128 KB flash, 8 KB data flash, 16 KB RAM | Higher memory capacity supports larger protocol stacks (e.g., full TCP/IP) and extended data logging | Select when firmware size exceeds 96 KB or long-term data retention (>1M rewrites) is required |
| R5F104PHAFB#X0 | Same package; 192 KB flash, 8 KB data flash, 20 KB RAM; adds second 8-bit DAC channel | Enables closed-loop analog output control (e.g., 4–20 mA transmitter) without external DAC | Choose when analog output generation or larger firmware footprint justifies cost premium |
Compared with R5F104PFAFB#X0, R5F104PGAFB#X0 provides 33% more flash and double data flash endurance for complex connectivity tasks, while R5F104PHAFB#X0 adds analog output capability and 67% more RAM-making both suitable for scalability paths where R5F104PFAFB#X0 serves as the baseline industrial control node.
Availability
R5F104PFAFB#X0 is available at Aetrix Electronics and suitable for industrial sensor nodes, motor drive interfaces, PLC I/O modules, and energy metering front-ends requiring stable component supply across extended product lifecycles.
Supply support for R5F104PFAFB#X0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line delivers true low-power performance for general-purpose industrial applications, integrating analog peripherals, real-time control features, and security functions into a single chip for cost-sensitive embedded systems.
FAQ
What is the maximum operating frequency and corresponding current consumption of the R5F104PFAFB#X0?
The R5F104PFAFB#X0 operates up to 32 MHz with a typical active current of 66 μA/MHz at VDD = 3.3 V and TA = 25°C. At full speed, this yields ~2.1 mA total active current. In STOP mode with only RTC and LVD active, it draws 0.60 μA-enabling multi-year battery operation in duty-cycled sensor applications. The high-speed on-chip oscillator supports ±1.0% accuracy across 1.8–5.5 V and -20 to +85°C.
Does the R5F104PFAFB#X0 support in-system programming and secure firmware updates?
Yes, the R5F104PFAFB#X0 supports full in-system programming via on-chip debug interface and includes flash shield window functionality to protect designated memory regions from unauthorized read/write access. It also implements boot swap capability, allowing validated firmware images to be loaded into inactive flash banks and atomically activated-ensuring fail-safe updates without bricking the device during power loss.
How many analog input channels and what ADC resolution does the R5F104PFAFB#X0 provide?
The R5F104PFAFB#X0 integrates an 8/10-bit successive approximation ADC with 20 configurable analog input channels (ANI0–ANI19). It supports single-ended and differential measurements, includes an internal 1.45 V reference voltage, and features an integrated temperature sensor calibrated across the -40 to +105°C range-eliminating need for external references or thermal sensors in most industrial monitoring designs.
What serial communication interfaces are available on the R5F104PFAFB#X0 and how are they allocated?
The R5F104PFAFB#X0 provides 3 CSI (SPI-compatible) channels, 4 UART/LIN channels (with LIN 2.2 compliance), and up to 10 I²C channels-all multiplexed across 24 GPIO pins. Pin allocation is flexible via Peripheral I/O Redirection Registers (PIOR0/1), allowing designers to assign UART0, I²C0, and CSI0 to non-default pins-critical for PCB layout optimization in dense 100-pin LFQFP designs.
Is the R5F104PFAFB#X0 pin-compatible with other RL78/G14 variants in the same package?
Yes, all RL78/G14 devices in the 100-pin LFQFP-0.5 mm package-including R5F104PFAFB#X0, R5F104PGAFB#X0, and R5F104PHAFB#X0-share identical pinouts and electrical characteristics. This allows direct hardware reuse across memory and feature variants, simplifying design scalability and reducing qualification effort when upgrading flash size, RAM, or peripheral count in production programs.
R5F104PFAFB#X0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFAFB#X0 FAQ
1.How can I place an order for R5F104PFAFB#X0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFAFB#X0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFAFB#X0 reliable?
The price and inventory of R5F104PFAFB#X0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFAFB#X0 is usually 5 days.
3.What payment methods are accepted for R5F104PFAFB#X0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFAFB#X0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFAFB#X0?
R5F104PFAFB#X0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFAFB#X0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFAFB#X0?
For technical support, including R5F104PFAFB#X0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFAFB#X0 requirements.
6.How does Aetrix verify that R5F104PFAFB#X0 is sourced from the original manufacturer or authorized distributors?
All R5F104PFAFB#X0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFAFB#X0 meets industry standards.
7.What is the process for return or replacement of R5F104PFAFB#X0?
All R5F104PFAFB#X0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFAFB#X0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFAFB#X0 part is unused and in its original packaging.
Return procedure for R5F104PFAFB#X0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFAFB#X0 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

