Renesas R5F104PFGFA#10
- Part No.:
- R5F104PFGFA#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFGFA#10.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:576
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFGFA#10 from Renesas is a 100-pin LQFP, 5.5-V, 32-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and integrated 10-bit ADC (16-channel), UART/LIN, I²C, and RTC - deployed in industrial motor control and sensor interface modules requiring low-power operation at -40°C to +85°C.
For engineers reviewing the R5F104PFGFA#10 datasheet, R5F104PFGFA#10 pinout, R5F104PFGFA#10 application, or R5F104PFGFA#10 equivalent, key selection criteria include its 96 KB code flash size, 100-pin LQFP-0.65 mm pitch package, 16-channel 10-bit ADC, LIN-capable UART, and support for STOP/HALT/SNOOZE ultra-low-power modes.
Technical Context
The R5F104PFGFA#10 implements the RL78 CPU core with 3-stage pipeline CISC architecture, enabling instruction execution times from 0.03125 µs (@32 MHz) to 30.5 µs (@32.768 kHz), and supports multiply/divide/accumulate operations within a 1 MB address space. It integrates a Data Transfer Controller (DTC) and Event Link Controller (ELC) for autonomous peripheral coordination without CPU intervention.
Its power management includes on-chip POR, 14-level LVD with interrupt/reset options, and true low-power operation: 66 μA/MHz active current and 0.60 μA in RTC+LVD-only STOP mode. The high-accuracy ±1.0% on-chip oscillator (1–64 MHz selectable) eliminates external crystal dependency for many timing-critical applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 32-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Flash Memory | 96 KB code flash with 1 KB block erase, security lock, and self-programming capability |
| Data Flash | 4 KB data flash supporting background operation (BGO) and 1M rewrite cycles |
| RAM | 12 KB on-chip RAM, including dedicated areas for flash library execution |
| ADC | 10-bit resolution, 16 analog input channels, internal 1.45 V reference and temperature sensor |
| Timers | 12× 16-bit timers (TAU/Timer RJ/RD/RG), 1× 12-bit interval timer, 1× calendar RTC, 1× watchdog |
| Serial Interfaces | 3× UART/LIN, 4× I²C/simplified I²C, 3–8× CSI (SPI-compatible), all configurable via ELC |
| Supply & Temp | 1.6–5.5 V operation; -40°C to +85°C ambient (A-grade industrial qualification) |
Pinout & Package
Package: 100-pin LQFP, 14 × 20 mm, 0.65 mm pitch, plastic body, lead-free (RoHS compliant). Thermal pad not present; standard surface-mount reflow profile applies.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P01 | General-purpose I/O / TxD1/RxD1 / Analog inputs ANI17/ANI16 | Primary UART1 interface and dual analog acquisition pins with programmable pull-up and TTL buffer |
| P10–P15 | Multi-function serial I/O (SCK11/SDA11/SO20/SI20/SCL20) | Configurable CSI/I²C/UART channels supporting LIN bus protocol and peripheral redirection via PIOR registers |
| P30–P31 | RTC1HZ / INT3/INT4 / TI03/TO03 / PCLBUZ0 | Dedicated real-time clock output and dual timer I/O for PWM generation or external event capture |
| P60–P61 | SCLA0 / SDAA0 (I²C bus) | Hardware I²C master/slave interface with built-in slew-rate control and noise filtering |
| P121–P124 | X1/X2/XT1/XT2 (crystal/oscillator inputs) | Supports external 32.768 kHz crystal for RTC and up to 20 MHz main crystal; EXCLK/EXCLKS enable external clock injection |
| RESET / REGC / VDD / VSS | Reset control / regulator capacitor / power rails | Active-low RESET with glitch filter; REGC requires 0.47–1 µF capacitor to VSS for internal voltage regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low-power STOP mode | 0.60 μA current draw with RTC and LVD active - enables battery-powered operation for >10 years on coin cell |
| Background data flash rewrite | BGO allows full CPU execution from code flash while rewriting 4 KB data flash - no firmware interruption required |
| Event Link Controller (ELC) | Direct hardware linking of 19–26 peripheral events (e.g., ADC end-of-conversion → DMA trigger) eliminates ISR latency |
| Peripheral I/O redirection | PIOR0/PIOR1 registers remap functions like UART or timer outputs to alternate pins - reduces PCB layer count |
| On-chip LIN transceiver support | UART peripherals meet ISO 17987-4 electrical specs when paired with external LIN bus driver - no external protocol IC needed |
| Temperature sensor & BCD correction | Integrated calibrated temperature sensor (±2°C accuracy) and hardware BCD adjustment for real-time clock compensation |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
|
Use Scenario: Brushless DC motor drive in HVAC blower module with thermal monitoring and speed regulation. IC Role / Device Role / Timing Role: Main controller executing FOC algorithm, reading Hall sensors/ADC, generating 3-phase PWM via Timer Array Unit (TAU), and communicating status via LIN. Use Value: 96 KB flash accommodates motor control firmware + safety diagnostics; 16-channel ADC acquires phase currents, thermistors, and supply voltage simultaneously. |
Use Scenario: Battery-powered environmental sensor node measuring temperature, humidity, and CO₂ with wireless upload. IC Role / Device Role / Timing Role: System-on-chip managing sensor interfaces (I²C, analog), RTC-triggered wake-up, low-power data logging, and UART-to-Bluetooth bridge. Use Value: 0.60 μA STOP mode extends 2000 mAh Li-ion battery life to >5 years; on-chip temperature sensor calibrates external sensors without added components. |
| Home Appliance UI | Power Tool Battery Management |
|
Use Scenario: Touchless control panel in washing machine with LED indicators, buzzer feedback, and keypad scanning. IC Role / Device Role / Timing Role: User interface processor handling capacitive touch sensing (via ADC), driving 8-segment LED via PCLBUZ0/1, and managing buzzer tone generation. Use Value: Integrated PCLBUZ peripherals generate precise audio tones without external DAC; 100-pin LQFP provides ample GPIO for matrix keypad and display drivers. |
Use Scenario: Smart battery pack for cordless drills with cell voltage monitoring, charge/discharge control, and SMBus communication. IC Role / Device Role / Timing Role: Battery gauge MCU acquiring 12-cell voltages via 10-bit ADC, calculating SOC/SOH, enforcing protection thresholds using LVD, and reporting via SMBus (I²C). Use Value: 4 KB data flash stores calibration coefficients and cycle history; ±1.0% oscillator ensures accurate SMBus timing without external crystal. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PJGFA#10 | Same 100-pin LQFP package, but 192 KB flash and 20 KB RAM; identical peripheral set and pinout | Required where firmware complexity exceeds 96 KB or larger data buffers needed for extended logging | Select when future firmware expansion headroom or larger runtime data structures are mandatory |
| R5F104LEAFA#10 | 64-pin LQFP-0.65 mm, 32 KB flash, 4 KB RAM, same RL78/G14 core and peripheral IP blocks | Used in space-constrained designs with reduced I/O count and simpler functionality (e.g., basic sensor hub) | Choose for cost-sensitive, lower-pin-count implementations where 96 KB flash and 100-pin routing are unnecessary |
Compared with R5F104PJGFA#10, the R5F104PFGFA#10 trades flash/RAM capacity for lower unit cost and smaller memory footprint; compared with R5F104LEAFA#10, it delivers 3× more flash, 3× more RAM, and 36 additional GPIOs - justifying the larger package in feature-rich industrial endpoints.
Availability
R5F104PFGFA#10 is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, home appliance UIs, and power tool battery management systems requiring stable component supply across multi-year production cycles.
Supply support for R5F104PFGFA#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose embedded applications - balancing performance, integration, and energy efficiency for industrial controls and consumer electronics.
FAQ
What is the maximum operating frequency and corresponding current consumption of the R5F104PFGFA#10?
The R5F104PFGFA#10 operates up to 32 MHz with a typical active current of 66 μA/MHz, yielding ~2.1 mA at full speed. Its high-accuracy on-chip oscillator supports frequencies from 1 MHz to 64 MHz, and the device achieves 44 DMIPS at 32 MHz. Current scales linearly with frequency and peripheral activity, and ultra-low-power modes reduce consumption to 0.60 μA in STOP mode.
Does the R5F104PFGFA#10 support LIN bus communication natively?
Yes, the R5F104PFGFA#10 includes UART peripherals compliant with LIN 2.2 physical layer requirements when paired with an external LIN transceiver. Its UART modules support automatic LIN break detection, sync field handling, and checksum calculation - enabling full LIN slave node implementation without external protocol assist logic.
How many analog input channels does the R5F104PFGFA#10 ADC support, and what reference options are available?
The R5F104PFGFA#10 features a 10-bit successive-approximation ADC with 16 analog input channels (ANI0–ANI19, excluding reserved pins). It supports internal 1.45 V reference voltage, external AVREFP/AVREFM differential reference, or VDD as reference - selectable per channel via ADPCR register settings.
Can the R5F104PFGFA#10 execute code while rewriting data flash memory?
Yes, the R5F104PFGFA#10 supports Background Operation (BGO) for data flash. While rewriting its 4 KB data flash memory, the CPU can continue executing instructions from code flash - enabling seamless firmware updates, parameter storage, and real-time logging without system interruption.
What is the qualified temperature range and industrial certification status of the R5F104PFGFA#10?
The R5F104PFGFA#10 is rated for -40°C to +85°C ambient operation and carries Renesas' "A" grade qualification - designated for industrial applications. It meets JEDEC JESD22-A108 reliability standards and includes on-chip LVD with 14 programmable trip levels for robust brown-out protection across varying supply conditions.
R5F104PFGFA#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- LVD, POR, PWM, WDT
- Number of I/O:
- 86
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- External, Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFGFA#10 FAQ
1.How can I place an order for R5F104PFGFA#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFGFA#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFGFA#10 reliable?
The price and inventory of R5F104PFGFA#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFGFA#10 is usually 5 days.
3.What payment methods are accepted for R5F104PFGFA#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFGFA#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFGFA#10?
R5F104PFGFA#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFGFA#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFGFA#10?
For technical support, including R5F104PFGFA#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFGFA#10 requirements.
6.How does Aetrix verify that R5F104PFGFA#10 is sourced from the original manufacturer or authorized distributors?
All R5F104PFGFA#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFGFA#10 meets industry standards.
7.What is the process for return or replacement of R5F104PFGFA#10?
All R5F104PFGFA#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFGFA#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFGFA#10 part is unused and in its original packaging.
Return procedure for R5F104PFGFA#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFGFA#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

