Renesas R5F104PFGFB#10
- Part No.:
- R5F104PFGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PFGFB#10.pdf
- Description:
- IC MCU 16BIT 96KB FLASH 100LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:720
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PFGFB#10 from Renesas is a 100-pin LFQFP (0.5 mm pitch), industrial-grade RL78/G14 16-bit microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +105°C. It delivers 44 DMIPS at 32 MHz, features ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD mode), and integrates UART, I²C, SPI, 12-bit RTC, 10-bit ADC (16 ch), and on-chip debug.
For engineers reviewing the R5F104PFGFB#10 datasheet, R5F104PFGFB#10 pinout, R5F104PFGFB#10 application, or R5F104PFGFB#10 equivalent, key selection considerations include its G-grade temperature rating, LFQFP-100 0.5 mm pitch package, integrated event link controller (ELC) for peripheral coordination, and support for background data flash rewriting with 1M-cycle endurance.
Technical Context
The R5F104PFGFB#10 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 µs (32 MHz high-speed mode) to 30.5 µs (32.768 kHz ultra-low-speed mode). It includes multiply/divide/accumulate instructions and a 1 MB address space.
Its peripheral set is managed via Event Link Controller (ELC) enabling direct hardware-triggered transfers between 19–26 event sources and peripherals without CPU intervention, and Data Transfer Controller (DTC) supporting normal, repeat, and block transfer modes activated by interrupts with chain transfer capability.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC CPU with 3-stage pipeline and 1 MB address space |
| Max Operating Frequency | 32 MHz - delivers 44 DMIPS; supports programmable high-speed on-chip oscillator (±1.0% accuracy) |
| Memory | 96 KB code flash (1 KB blocks), 8 KB data flash (1M rewrite cycles), 12 KB RAM |
| Power Consumption | 66 μA/MHz active current; 0.60 μA in STOP mode with RTC + LVD enabled |
| Analog Peripherals | 10-bit ADC with 16 input channels, internal 1.45 V reference, and temperature sensor |
| Digital Interfaces | 4× I²C/simplified I²C, 3× UART/LIN, 3× CSI (SPI-compatible), 12× 16-bit timers including RTC |
| Operating Temperature | -40°C to +105°C (G-grade industrial qualification) |
| Supply Voltage | 1.6 V to 5.5 V single supply - enables direct interface with 1.8/2.5/3.0 V logic |
Pinout & Package
Package: 100-pin LFQFP, 14 × 14 mm body, 0.5 mm pitch, exposed thermal pad (recommended to connect to VSS).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P121 / X1 | Crystal input | Connects to low-frequency crystal (32.768 kHz) for RTC and subsystem clock |
| P122 / X2 / EXCLK | Crystal output / external clock input | Drives external crystal; accepts external clock up to 20 MHz when configured as EXCLK |
| P123 / XT1 | High-frequency crystal input | Supports main system clock crystal (1–20 MHz) for precise timing |
| P124 / XT2 / EXCLKS | High-frequency crystal output / secondary clock input | Completes high-frequency crystal circuit; alternative external clock input path |
| RESET | Active-low reset input | Asynchronous reset pin with internal pull-up; accepts external reset signal or power-on reset assertion |
| REGC | Regulator capacitor terminal | Must be connected to VSS via 0.47–1 µF capacitor for on-chip voltage regulator stability |
| VDD / VSS | Power supply / ground | Single 1.6–5.5 V supply; multiple VDD/VSS pairs ensure noise immunity and decoupling integrity |
| P50 / P51 | UART0 RX/TX with tool interface | Supports on-chip debugging (TOOLRxD/TOOLTxD) and standard UART communication simultaneously |
Key Features
| Feature | Design Value |
|---|---|
| SNOOZE mode operation | Permits selected peripherals (e.g., ADC, RTC) to run autonomously while CPU sleeps - reduces average system power in sensor polling applications |
| Background data flash rewriting | Enables code execution from flash while updating data flash - critical for field firmware updates without service interruption |
| Event Link Controller (ELC) | Hardware-based peripheral triggering eliminates CPU overhead and interrupt latency for time-critical sequences (e.g., ADC capture → DMA transfer → timer compare) |
| On-chip voltage detector (LVD) | 14-level configurable reset/interrupt threshold - protects against brown-out during battery discharge or supply transients |
| Dual clock domains | Independent high-speed (up to 32 MHz) and low-speed (32.768 kHz) clocks allow concurrent high-performance computation and precision real-time calendar functions |
| Peripheral I/O redirection | Dynamic remapping of serial/ADC/timer functions to alternate pins via PIOR registers - increases PCB layout flexibility and reuse across variants |
Applications
| Smart Energy Meters | Industrial Motor Controllers |
|---|---|
Use Scenario: Bidirectional energy measurement with tamper detection, time-of-use billing, and secure communication over PLC or RF. IC Role / Device Role / Timing Role: Main system controller managing metrology IC interface, RTC-based tariff switching, LIN/UART for HAN communication, and AES acceleration via software libraries. Use Value: 0.60 μA STOP mode extends battery backup life for RTC/clock/calendar during mains failure; 10-bit ADC with internal reference ensures stable metrology calibration across temperature. | Use Scenario: Closed-loop control of BLDC/PMSM motors in HVAC blowers, pumps, and compressors with field-oriented control (FOC) execution. IC Role / Device Role / Timing Role: Real-time motor control MCU coordinating PWM generation (via TAU timers), current sensing (ADC), encoder feedback (TxD/RxD), and safety monitoring (LVD, watchdog). Use Value: ELC-triggered ADC sampling synchronized to PWM edges eliminates jitter; SNOOZE mode enables low-latency fault response while minimizing active power in idle states. |
| Programmable Logic Controllers (PLC) I/O Modules | Medical Infusion Pumps |
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs, diagnostics, and EtherCAT or RS-485 master interface. IC Role / Device Role / Timing Role: Deterministic I/O processor handling discrete input debouncing, analog input scanning, watchdog supervision, and protocol stack offload. Use Value: 44 DMIPS at 32 MHz supports real-time cyclic redundancy checks and multi-channel scan processing; G-grade temp rating ensures reliability in uncooled enclosures. | Use Scenario: Battery-powered infusion pump requiring precise flow rate control, occlusion detection, alarm management, and regulatory-compliant logging. IC Role / Device Role / Timing Role: Safety-critical controller executing motor control (PWM), pressure/flow sensing (ADC), real-time dose tracking (RTC), and USB/HID host interface. Use Value: On-chip LVD with 14 thresholds enables graded battery health monitoring; data flash endurance (1M cycles) supports long-term usage logging without wear leveling overhead. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGGFB#10 | Same package and pinout; 128 KB flash, 16 KB RAM, 8 KB data flash | Higher memory capacity supports larger protocol stacks (e.g., full Modbus TCP) or dual-bank firmware | Select when application requires >96 KB code space or additional RAM for complex state machines |
| R5F104PHGFB#10 | Same package and pinout; 192 KB flash, 20 KB RAM, 8 KB data flash | Enables integration of bootloader, secure boot, and application in single chip without external memory | Choose for designs needing field-upgradable firmware with cryptographic verification and rollback protection |
Compared with R5F104PFGFB#10, R5F104PGGFB#10 offers 33% more flash and 33% more RAM for enhanced firmware scalability, while R5F104PHGFB#10 provides sufficient headroom for secure boot partitioning and future feature expansion - all retaining identical G-grade temperature range, LFQFP-100 footprint, and peripheral compatibility.
Availability
R5F104PFGFB#10 is available at Aetrix Electronics and suitable for industrial motor control, smart metering, and medical device applications requiring stable component supply, extended temperature operation, and long-term manufacturing continuity.
Supply support for R5F104PFGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose embedded systems - balancing performance, integration, and energy efficiency for applications where battery life, thermal constraints, and BOM cost are critical.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104PFGFB#10?
The R5F104PFGFB#10 operates at up to 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of computational performance. Its ±1.0% oscillator accuracy over -20 to +85°C ensures reliable timing without external crystals in many applications. The RL78 core supports variable instruction cycle times - as fast as 0.03125 µs per instruction at 32 MHz or as slow as 30.5 µs at 32.768 kHz - enabling dynamic power/performance scaling in the R5F104PFGFB#10.
Does the R5F104PFGFB#10 support simultaneous operation of multiple serial interfaces?
Yes, the R5F104PFGFB#10 supports concurrent use of up to four serial interfaces: three UART/LIN channels (including UART0 with TOOL interface), four I²C/simplified I²C channels, and three CSI (SPI-compatible) channels. These operate independently with dedicated buffers and clock sources. The Event Link Controller (ELC) allows hardware-synchronized triggering between them - for example, initiating an I²C read upon UART frame completion - reducing CPU load and improving deterministic response in the R5F104PFGFB#10.
What are the flash memory configuration and write endurance specifications for the R5F104PFGFB#10?
The R5F104PFGFB#10 contains 96 KB of code flash memory organized in 1 KB blocks, and 8 KB of data flash memory. Data flash supports background operation (BGO), allowing program execution during erase/write cycles. Its endurance is rated at 1,000,000 write/erase cycles (typical) across the full VDD range of 1.8–5.5 V. Code flash supports self-programming with boot swapping and flash shield window protection - essential for secure firmware updates in the R5F104PFGFB#10.
How does the R5F104PFGFB#10 manage low-power operation in industrial environments?
The R5F104PFGFB#10 achieves ultra-low power via multiple hardware-controlled modes: HALT (CPU stopped, peripherals active), STOP (all clocks halted except RTC/LVD), and SNOOZE (selected peripherals run autonomously). Its 0.60 μA STOP mode with RTC + LVD active meets stringent industrial battery-backup requirements. The G-grade qualification (-40°C to +105°C) ensures stable operation across wide ambient ranges, and the on-chip voltage detector (14 selectable thresholds) enables precise brown-out response - all integral to robust low-power design with the R5F104PFGFB#10.
Is the R5F104PFGFB#10 pin-compatible with other RL78/G14 variants in the same package?
Yes, the R5F104PFGFB#10 is fully pin-compatible with all other RL78/G14 devices in the 100-pin LFQFP-0.5 mm package (e.g., R5F104PGGFB#10, R5F104PHGFB#10), sharing identical pin functions, electrical characteristics, and thermal pad layout. This enables direct substitution within the same footprint for memory or peripheral scaling - provided software accounts for differences in flash/RAM size and peripheral enablement. No PCB changes are required when migrating between these G-grade LFQFP-100 variants of the R5F104PFGFB#10 family.
R5F104PFGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 96KB (96K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 12K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.4V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PFGFB#10 FAQ
1.How can I place an order for R5F104PFGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PFGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PFGFB#10 reliable?
The price and inventory of R5F104PFGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PFGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F104PFGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PFGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PFGFB#10?
R5F104PFGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PFGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PFGFB#10?
For technical support, including R5F104PFGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PFGFB#10 requirements.
6.How does Aetrix verify that R5F104PFGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F104PFGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PFGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F104PFGFB#10?
All R5F104PFGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PFGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PFGFB#10 part is unused and in its original packaging.
Return procedure for R5F104PFGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PFGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

