My Inquiry
My Account
Renesas R5F104PGAFA#V0
- Part No.:
- R5F104PGAFA#V0
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PGAFA#V0.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PGAFA#V0 from Renesas is a 44-pin LQFP-0.8 mm pitch 16-bit RL78/G14 microcontroller with 96 KB flash, 12 KB RAM, and 8 KB data flash, operating from 1.6–5.5 V at -40 to +85°C (industrial A-grade), featuring ultra-low power consumption (66 μA/MHz active, 0.60 μA RTC+LVD), 32 MHz max CPU speed (44 DMIPS), and integrated peripherals including 10-bit ADC (20 ch), UART/LIN (4 ch), I²C (10 ch), and 16-bit timers (12 ch).
For engineers reviewing the R5F104PGAFA#V0 datasheet, R5F104PGAFA#V0 pinout, R5F104PGAFA#V0 application, or R5F104PGAFA#V0 equivalent, key selection criteria include industrial temperature support, 44-pin LQFP package compatibility, 96 KB code flash with data flash retention, low-power real-time clock operation, and peripheral mix for sensor interface, motor control, and LIN bus communication.
Technical Context
The R5F104PGAFA#V0 implements the RL78 CPU core with 3-stage pipeline CISC architecture, supporting instruction execution times from 0.03125 μs (32 MHz) to 30.5 μs (32.768 kHz), and includes multiply/divide/accumulate instructions. It integrates a high-accuracy ±1.0% on-chip oscillator (selectable 1–64 MHz) and supports HALT/STOP/SNOOZE low-power modes.
Peripheral subsystems include an Event Link Controller (ELC) enabling 19–26 event sources to trigger peripheral functions without CPU intervention, a Data Transfer Controller (DTC) with chain transfer capability, and background operation (BGO) for data flash rewriting while executing program code - critical for firmware updates in field-deployed devices.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core Architecture | RL78 16-bit CISC with 3-stage pipeline, 44 DMIPS @ 32 MHz |
| Flash Memory | 96 KB code flash (1 KB block size), 8 KB data flash with 1M rewrite cycles |
| RAM | 12 KB on-chip RAM, including dedicated areas for flash library use |
| Supply Voltage | 1.6 V to 5.5 V single supply - enables direct battery operation (e.g., 2×AA, Li-ion, or 3.3 V rail) |
| Power Consumption | 66 μA/MHz active mode; 0.60 μA in STOP mode with RTC + LVD enabled |
| ADC | 10-bit resolution, 20-channel analog input, internal 1.45 V reference and temperature sensor |
| Timers | 12 × 16-bit timer channels (TAU/Timer RJ/RD/RG), 1 × 12-bit interval timer, 1 × RTC with calendar/alarm |
| Serial Interfaces | 4 × UART/LIN, 10 × I²C/simplified I²C, 3–8 × CSI (SPI-compatible), all configurable via ELC |
Pinout & Package
Package: 44-pin LQFP (10 × 10 mm, 0.8 mm pitch), RoHS-compliant, industrial-grade (TA = −40 to +85°C), marked "R5F104PGAFA#V0".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART transmit; 16-bit timer input; trace clock source for debug |
| P01 | RxD1 / TO00 / TRGCLKB | Primary UART receive; timer output; secondary trace clock |
| P10–P17 | SPI/I²C/UART/INTP signals | Multi-function serial and interrupt pins - configurable via PIOR registers |
| P20–P27 | ANI0–ANI7 / AVREFP / AVREFM | Analog inputs with differential reference support; usable as GPIO or ADC channels |
| P30–P31 | INTP3 / RTC1HZ / SCK00 / TI03 / TO03 | Real-time clock output; SPI master clock; timer input/output for timing-critical tasks |
| P60–P62 | SCLA0 / SDAA0 / SSI00 | I²C bus interface and synchronous serial interface for sensor or memory expansion |
| P121–P122 | X1 / X2 / EXCLK | Crystal oscillator inputs (32.768 kHz or up to 20 MHz) or external clock source |
| RESET | Active-low reset input | Asynchronous reset with internal POR and LVD monitoring (14 selectable voltage levels) |
| VDD / VSS | Power supply / ground | Dual power domains supported; REGC capacitor required for internal regulator stability |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming flash | Boot swap and flash shield window enable secure firmware updates without external programmer |
| Background operation (BGO) | Data flash rewrite occurs concurrently with program execution - no CPU stall during logging or calibration |
| Event Link Controller (ELC) | Hardware-triggered peripheral chaining eliminates ISR latency for time-critical signal processing |
| Ultra-low-power STOP mode | 0.60 μA current draw with RTC running and LVD monitoring active - ideal for battery-backed systems |
| Multi-voltage I/O | GPIOs support 1.8 V / 2.5 V / 3.3 V logic levels - simplifies interfacing with mixed-voltage sensors and transceivers |
| On-chip debug interface | Fully integrated on-chip debug circuit enables full-speed tracing and breakpoint debugging via single-wire SWD |
Applications
| Home Appliance Control | Industrial Sensor Node |
|---|---|
Use Scenario: Smart washing machine main controller managing motor drive, water level sensing, display, and user interface. IC Role / Device Role / Timing Role: Primary system MCU coordinating PWM motor control, ADC-based pressure/temperature acquisition, and LIN bus communication with door lock and detergent dispenser modules. Use Value: Integrated LIN transceiver support, 10-bit ADC with internal reference, and 0.60 μA STOP mode extend battery life in wireless remote panels and reduce BOM cost by eliminating external level shifters. | Use Scenario: Wireless environmental monitor deployed in factory HVAC ducts measuring temperature, humidity, and CO₂ over 5+ years on primary batteries. IC Role / Device Role / Timing Role: Low-power data acquisition node performing periodic ADC sampling, sensor fusion, and encrypted BLE packet preparation using on-chip crypto acceleration. Use Value: 66 μA/MHz active current and sub-μA STOP mode with RTC wake-up enable multi-year operation; 8 KB data flash stores calibration coefficients and historical logs without external EEPROM. |
| Automotive Body Control | Smart Metering Interface |
Use Scenario: Door module controller handling window lift, mirror adjustment, and interior lighting with LIN connectivity to body ECU. IC Role / Device Role / Timing Role: LIN slave node with programmable baud rate, GPIO-driven H-bridge control, and watchdog supervision for fail-safe operation. Use Value: Built-in LIN protocol support (ISO 17987-4 compliant), 14-level LVD for brown-out detection, and 44-pin LQFP footprint compatible with automotive PCB layout standards. | Use Scenario: Electricity meter communication interface bridging metrology ASIC to PLC or RF mesh network. IC Role / Device Role / Timing Role: Isolated serial gateway translating SPI commands from metrology IC to UART/PLC physical layer, with real-time clock timestamping of energy events. Use Value: Dual UART with LIN capability supports legacy PLC modems; RTC with calendar function enables tariff-based billing and outage logging; 96 KB flash accommodates dual-bank firmware for OTA updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGAFB#V0 | Same 96 KB flash, 12 KB RAM, but in 48-pin LFQFP (0.5 mm pitch); adds KR0–KR7 keypad interface pins | Better suited for designs requiring >20 GPIOs or matrix keypad scanning; less suitable for space-constrained 44-pin layouts | Select when additional I/O or keypad support is needed and PCB redesign is acceptable |
| R5F104PFAFA#V0 | Same 44-pin LQFP package, but with 192 KB flash and 20 KB RAM; identical peripheral set and pinout | Enables larger firmware (e.g., embedded TCP/IP stack or OTA bootloader) without layout change | Choose for future-proofing or applications needing >96 KB code space while retaining mechanical compatibility |
Compared with R5F104PGAFA#V0, R5F104PGAFB#V0 offers expanded I/O in a different package, while R5F104PFAFA#V0 delivers scalable memory headroom within the same 44-pin LQFP footprint - both preserve RL78/G14's low-power architecture and peripheral consistency.
Availability
R5F104PGAFA#V0 is available at Aetrix Electronics and suitable for industrial sensor nodes, home appliance controllers, automotive body electronics, and smart metering interfaces requiring stable component supply, long-term lifecycle support, and A-grade industrial temperature qualification.
Supply support for R5F104PGAFA#V0 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RL78/G14 product line delivers true low-power 16-bit MCUs optimized for cost-sensitive, battery-operated, and industrial control applications demanding robust peripheral integration and extended longevity.
FAQ
What is the maximum operating frequency and corresponding performance of the R5F104PGAFA#V0?
The R5F104PGAFA#V0 operates at up to 32 MHz with the high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. Its minimum instruction execution time is 0.03125 μs under these conditions, and it supports dynamic clock switching down to 32.768 kHz for ultra-low-power RTC operation - all verified in the R01DS0053EJ0340 datasheet.
Does the R5F104PGAFA#V0 support LIN bus communication, and which UART channels implement it?
Yes, the R5F104PGAFA#V0 supports LIN bus communication on UART channels 0 through 3. The hardware includes LIN-specific features such as automatic sync-field detection, break detection, and configurable baud rates per channel - confirmed in Section 1.1 "Features" and UART functional description of the R01DS0053EJ0340 datasheet.
What is the data flash endurance and voltage range for reprogramming the R5F104PGAFA#V0?
The R5F104PGAFA#V0 provides 8 KB of data flash memory rated for 1,000,000 write/erase cycles (typical) with reprogramming supported across the full supply range of VDD = 1.8 V to 5.5 V - enabling reliable field updates even in brown-out conditions, as specified in the "Data Flash Memory" section of R01DS0053EJ0340.
How many analog input channels does the R5F104PGAFA#V0 support, and what ADC resolution is available?
The R5F104PGAFA#V0 integrates a 10-bit successive-approximation ADC supporting up to 20 analog input channels (ANI0–ANI19), with selectable internal 1.45 V reference voltage and on-die temperature sensor - all accessible in the 44-pin LQFP package per pin configuration diagrams on pages 13–14 of R01DS0053EJ0340.
Is the R5F104PGAFA#V0 pin-compatible with other RL78/G14 variants in the same 44-pin LQFP package?
Yes, all RL78/G14 devices in the 44-pin LQFP (PLQP0044GC-A) package - including R5F104FA*, R5F104GA*, and R5F104PA* series - share identical pinouts and electrical characteristics. This allows drop-in replacement for memory or feature scaling (e.g., upgrading to R5F104PFAFA#V0) without PCB modification, as confirmed in Table 1-1 and pin configuration figures of R01DS0053EJ0340.
R5F104PGAFA#V0 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 16K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PGAFA#V0 FAQ
1.How can I place an order for R5F104PGAFA#V0 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PGAFA#V0 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PGAFA#V0 reliable?
The price and inventory of R5F104PGAFA#V0 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PGAFA#V0 is usually 5 days.
3.What payment methods are accepted for R5F104PGAFA#V0?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PGAFA#V0 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PGAFA#V0?
R5F104PGAFA#V0 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PGAFA#V0 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PGAFA#V0?
For technical support, including R5F104PGAFA#V0 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PGAFA#V0 requirements.
6.How does Aetrix verify that R5F104PGAFA#V0 is sourced from the original manufacturer or authorized distributors?
All R5F104PGAFA#V0 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PGAFA#V0 meets industry standards.
7.What is the process for return or replacement of R5F104PGAFA#V0?
All R5F104PGAFA#V0 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PGAFA#V0, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PGAFA#V0 part is unused and in its original packaging.
Return procedure for R5F104PGAFA#V0:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PGAFA#V0 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
