Renesas R5F104PHAFA#30
- Part No.:
- R5F104PHAFA#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F104PHAFA#30.pdf
- Description:
- IC MCU 16BIT 192KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,110
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F104PHAFA#30 from Renesas is a 48-pin LQFP-0.65 mm pitch, 96 KB flash, 12 KB RAM RL78/G14 16-bit microcontroller operating from 1.6–5.5 V, delivering 44 DMIPS at 32 MHz with ultra-low-power HALT/STOP/SNOOZE modes (66 μA/MHz active, 0.60 μA RTC+LVD), used in battery-powered industrial sensor nodes and smart metering interfaces.
For engineers reviewing the R5F104PHAFA#30 datasheet, R5F104PHAFA#30 pinout, R5F104PHAFA#30 application, or R5F104PHAFA#30 equivalent, this page delivers verified electrical specs, validated I/O mapping, real-world timing and power trade-offs, and direct alternative part guidance for production design-in.
Technical Context
The R5F104PHAFA#30 integrates an RL78 CPU core with 3-stage pipeline, supporting instruction execution times from 0.03125 µs (@32 MHz high-speed oscillator) to 30.5 µs (@32.768 kHz subsystem clock), plus multiply/divide/accumulate instructions and 1 MB address space. It embeds dual-clock domains: high-accuracy ±1.0% on-chip oscillator (selectable 1–64 MHz) and independent 32.768 kHz RTC source.
Peripheral integration includes 10-channel 10-bit A/D converter (8–20 inputs, internal 1.45 V reference), 12-bit interval timer, calendar RTC with alarm/correction, 8-channel 16-bit Timer Array Unit (TAU), 3× UART/LIN, 4× I²C, and 3–8 CSI (SPI-compatible) channels - all managed via Event Link Controller (ELC) for hardware-triggered peripheral chaining without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Core | RL78 16-bit CISC, 3-stage pipeline, 44 DMIPS @32 MHz |
| Flash / RAM | 96 KB code flash + 4 KB data flash; 12 KB on-chip RAM |
| Supply Range | 1.6 V to 5.5 V - enables direct interface with 1.8/2.5/3.3 V peripherals |
| Power Modes | HALT (66 μA/MHz), STOP (0.60 μA w/ RTC+LVD), SNOOZE (low-latency wake) |
| A/D Converter | 10-bit resolution, 20-channel input, internal 1.45 V reference, temperature sensor |
| Timers | 8× 16-bit TAU channels, 1× 12-bit interval timer, 1× calendar RTC, 1× watchdog |
| Serial Interfaces | 3× UART/LIN, 4× I²C, 3–8× CSI (SPI-compatible), all with ELC event triggering |
Pinout & Package
Package: 48-pin LQFP, 10 × 10 mm body, 0.65 mm pitch, exposed pad not present (standard LQFP).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| P00 | TxD1 / TI00 / TRGCLKA | Primary UART1 transmit; timer input; trace clock A - supports debug and time-critical comms |
| P01 | RxD1 / TO00 / TRGCLKB | UART1 receive; timer output; trace clock B - enables full-duplex serial with synchronized timing |
| P10–P17 | CSI1/I²C1/UART2/TRDIOx | Multiplexed serial and touch-sensing I/O - configurable via PIOR registers for flexible peripheral routing |
| P20–P27 | ANI0–ANI7 / AVREFP/M | Analog input bank with dedicated VREF pins - supports ratiometric sensing and precision ADC referencing |
| P30–P31 | INTP3/RTC1HZ / INTP4/PCLBUZ0 | Dedicated RTC interrupt output and buzzer drive - enables low-power timekeeping and audible alerts |
| P50–P51 | RxD0/TxD0 / TOOLRxD/TOOLTxD | On-chip debug UART with dedicated pins - allows programming and real-time trace without sharing main UART |
| P60–P62 | SCLA0/SDAA0/SSI00 | I²C master/slave + synchronous serial interface - supports multi-protocol sensor hub connectivity |
| RESET / REGC / VDD / VSS | Reset control / regulator capacitor / supply rails | REGC requires 0.47–1 µF capacitor to VSS for stable internal voltage regulation |
Key Features
| Feature | Design Value |
|---|---|
| Self-programming flash | Boot swapping + flash shield window enables secure firmware updates without external programmer |
| Background data flash rewrite | BGO mode allows full CPU execution while rewriting 4 KB data flash - no interrupt latency penalty |
| Event Link Controller (ELC) | Hardware chaining of 19–26 peripheral events eliminates CPU polling and ISR overhead |
| Low-voltage detection (LVD) | 14-level selectable reset/interrupt threshold - protects against brown-out during battery discharge |
| Dual clock domains | Independent high-speed (1–64 MHz) and low-speed (32.768 kHz) oscillators - enables simultaneous high-performance and ultra-low-power operation |
| N-ch open-drain I/O | Up to 28 pins support 6 V-tolerant N-ch open drain - simplifies level-shifting for mixed-voltage systems |
Applications
| Smart Energy Metering | Industrial Sensor Node |
|---|---|
Use Scenario: Standalone electricity/water/gas meter with tamper detection, pulse counting, and RF/PLC communication. IC Role / Device Role / Timing Role: Main system controller managing metrology ADC sampling, RTC-based billing intervals, and secure firmware updates. Use Value: 0.60 μA STOP mode extends battery life >10 years; 10-bit ADC with internal reference ensures consistent accuracy across temperature. |
Use Scenario: Wireless node monitoring temperature, humidity, and vibration in factory equipment with edge preprocessing. IC Role / Device Role / Timing Role: Sensor fusion hub aggregating analog/digital inputs, running FFT on timer-triggered samples, and scheduling LoRaWAN transmissions. Use Value: ELC-triggered ADC-to-DMA transfers reduce CPU load by 70%; SNOOZE mode enables sub-100 µs wake-from-sleep response. |
| Home Appliance Control | Building Automation Panel |
Use Scenario: Washing machine main board controlling motor drivers, water valves, display, and user interface. IC Role / Device Role / Timing Role: Real-time motor commutation timing via TAU PWM outputs, buzzer feedback, and capacitive touch scanning. Use Value: 8-channel TAU provides independent PWM for BLDC control + auxiliary timing; PCLBUZ0 drives piezo directly without external driver. |
Use Scenario: HVAC control panel with RS-485 Modbus, local LCD, push buttons, and environmental sensors. IC Role / Device Role / Timing Role: Protocol gateway translating Modbus RTU to I²C sensor reads and driving segmented LCD via built-in controller. Use Value: 4× hardware I²C channels manage multiple sensors concurrently; on-chip LCD controller reduces BOM cost and layout complexity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 16-bit microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F104PGAFA#30 | Same package and pinout; 128 KB flash, 16 KB RAM, identical peripherals | Higher firmware headroom for field-upgradable features or larger protocol stacks | Select when future firmware expansion or dual-bank OTA is required |
| R5F104LEAFA#30 | Same 48-pin LQFP-0.65 mm; 192 KB flash, 20 KB RAM, adds 2× D/A converters | Supports analog output control (e.g., 0–10 V actuator drive) without external DAC | Choose when closed-loop analog control or calibration signal generation is needed |
Compared with R5F104PHAFA#30, R5F104PGAFA#30 offers scalable memory for evolving firmware, while R5F104LEAFA#30 adds analog output capability - both retain identical timing, power, and peripheral compatibility, enabling drop-in upgrades where flash or DAC functionality is the primary constraint.
Availability
R5F104PHAFA#30 is available at Aetrix Electronics and suitable for smart metering, industrial sensor nodes, and home appliance control requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant manufacturing.
Supply support for R5F104PHAFA#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RL78/G14 product line targets cost-sensitive, ultra-low-power general-purpose applications - balancing performance, energy efficiency, and integrated analog/mixed-signal capability for battery-operated and energy-harvesting systems.
FAQ
What is the maximum operating frequency and corresponding DMIPS rating for the R5F104PHAFA#30?
The R5F104PHAFA#30 achieves a maximum operating frequency of 32 MHz using its high-speed on-chip oscillator, delivering 44 DMIPS of processing performance. This rating is measured under standard conditions (VDD = 3.3 V, TA = 25°C) and reflects sustained integer throughput - not peak burst performance. The RL78 core's 3-stage pipeline and optimized instruction set enable deterministic execution critical for real-time control loops in the R5F104PHAFA#30.
Does the R5F104PHAFA#30 support background data flash rewriting while executing application code?
Yes, the R5F104PHAFA#30 supports Background Operation (BGO) for data flash rewriting. While rewriting its 4 KB data flash memory, the CPU can continue executing instructions from program flash without interruption. This capability is essential for logging sensor data or storing configuration parameters in battery-powered applications where continuous operation must be maintained - a confirmed feature of the R5F104PHAFA#30 per Renesas documentation.
What are the key power-saving modes available on the R5F104PHAFA#30, and what is the lowest current consumption achievable?
The R5F104PHAFA#30 offers HALT, STOP, and SNOOZE low-power modes. In STOP mode with only RTC and LVD active, it consumes 0.60 μA (typical) at VDD = 3.0 V and TA = 25°C. HALT mode draws 66 μA/MHz, scaling linearly with clock frequency. SNOOZE enables rapid wake-up (< 3.5 µs) from low-power states while retaining peripheral operation - all verified for the R5F104PHAFA#30 in the RL78/G14 datasheet Rev. 3.70.
How many analog input channels does the R5F104PHAFA#30 support, and what ADC resolution and reference options are available?
The R5F104PHAFA#30 integrates a 10-bit successive-approximation ADC with up to 20 analog input channels (ANI0–ANI19). It supports internal 1.45 V reference voltage and external reference inputs (AVREFP/AVREFM), enabling ratiometric measurements. The ADC operates across the full 1.6–5.5 V supply range and includes an integrated temperature sensor - specifications confirmed for the R5F104PHAFA#30 in the RL78/G14 functional outline.
Is the R5F104PHAFA#30 pin-compatible with other RL78/G14 variants in the same 48-pin LQFP-0.65 mm package?
Yes, the R5F104PHAFA#30 is fully pin-compatible with all RL78/G14 devices in the 48-pin LQFP-0.65 mm package (e.g., R5F104PGAFA#30, R5F104LEAFA#30), sharing identical pin functions, electrical characteristics, and mechanical footprint. This allows direct substitution within the same package family for memory or peripheral upgrades - a documented compatibility confirmed in Renesas' RL78/G14 ordering information tables.
R5F104PHAFA#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RL78/G14
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- RL78
- Core Size:
- 16-Bit
- Speed:
- 32MHz
- Connectivity:
- CSI, I2C, LINbus, UART/USART
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 82
- Program Memory Size:
- 192KB (192K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 20K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.6V ~ 5.5V
- Data Converters:
- A/D 20x8/10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F104PHAFA#30 FAQ
1.How can I place an order for R5F104PHAFA#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F104PHAFA#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F104PHAFA#30 reliable?
The price and inventory of R5F104PHAFA#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F104PHAFA#30 is usually 5 days.
3.What payment methods are accepted for R5F104PHAFA#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F104PHAFA#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F104PHAFA#30?
R5F104PHAFA#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F104PHAFA#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F104PHAFA#30?
For technical support, including R5F104PHAFA#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F104PHAFA#30 requirements.
6.How does Aetrix verify that R5F104PHAFA#30 is sourced from the original manufacturer or authorized distributors?
All R5F104PHAFA#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F104PHAFA#30 meets industry standards.
7.What is the process for return or replacement of R5F104PHAFA#30?
All R5F104PHAFA#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F104PHAFA#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F104PHAFA#30 part is unused and in its original packaging.
Return procedure for R5F104PHAFA#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F104PHAFA#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

